Received: by 2002:a05:6358:e9c4:b0:b2:91dc:71ab with SMTP id hc4csp2245191rwb; Fri, 5 Aug 2022 16:40:39 -0700 (PDT) X-Google-Smtp-Source: AA6agR7xVBzbKgPLvfQdtqUJBU3BYW3/BHVQZlVQg4mOiFkWJY9n0cFItudvbQ0Vv9c4IPqZZWl6 X-Received: by 2002:a17:90a:898c:b0:1f3:8287:3fd9 with SMTP id v12-20020a17090a898c00b001f382873fd9mr10119683pjn.232.1659742839661; Fri, 05 Aug 2022 16:40:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659742839; cv=none; d=google.com; s=arc-20160816; b=EJVT8uRqYYgnB1fv3QmT4rh7xdNSCi1zW4hoLWQ7aH6iwc0ljy2X+an6KnfcSwRNVU 081PzF6fPiEfhKA3v6nd7b8Dgk5BoB7+e5YRaN9g3ajZLU8bBSr7pl196zsGfLVoY18x ZbgY0ETf4i+nIuJYxb07/WwviA0/WC71ekZUe8+CmmWvXRmw5WruIYISwuGioHQbVtDH Ax+vJBv3TrE9vB1bxwp+17hFuXf/dC+JkPJ993xcmMn+ztFBeGiadqU2p3DmEDf4Ry5D FBGYu5hab4vOs4ke+3HCt9vN4S66YrVkmLE3U/2OSJ6ecDpLJRL8FWK4/dvqlMnDUDDS 5ZsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:to:from:cc:subject:date :dkim-signature; bh=cOwlb6expcLd4UHhO8G6tDy9VjkKqVWVaG/fYduE5to=; b=qLG4apPl3kRkvB4QwHEcRgRqJCSQKjYPmR9+a8ia/veNZVKYh31Q+Eudqy6sNySjF3 G5JreF626mBTH2RbvBK55XMc/52lqevEb1nrag39ulvnGWD3qjzvDSItG3IsqNJ7v3NT UIuDdctftwKcZ19RmMS+8QSTfO80mioSx6O6KHLc+Pvwqt8NjJ2JOks3Vtit8q1SYgo+ 4jC+CBExacUveQU3yBqY0mEHik8YREekmkvam3QZsb8FZrWZ4CU4HAlDbzIi+jMMQwvK LycbL7ZWBrO0yR7IJtjWr9wpBIRKN/DFBdt0vpMbcDIJVGZmoDgAyxpKrRdniQTtxO4V 44ag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@rivosinc-com.20210112.gappssmtp.com header.s=20210112 header.b=7x8+1bd5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d15-20020a17090ad98f00b001f4fd4bc900si266921pjv.137.2022.08.05.16.40.24; Fri, 05 Aug 2022 16:40:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@rivosinc-com.20210112.gappssmtp.com header.s=20210112 header.b=7x8+1bd5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241616AbiHEXgn (ORCPT + 99 others); Fri, 5 Aug 2022 19:36:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50014 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241609AbiHEXgl (ORCPT ); Fri, 5 Aug 2022 19:36:41 -0400 Received: from mail-pl1-x62c.google.com (mail-pl1-x62c.google.com [IPv6:2607:f8b0:4864:20::62c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 98ED16717E for ; Fri, 5 Aug 2022 16:36:39 -0700 (PDT) Received: by mail-pl1-x62c.google.com with SMTP id t2so3889403ply.2 for ; Fri, 05 Aug 2022 16:36:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20210112.gappssmtp.com; s=20210112; h=message-id:to:from:cc:subject:date:from:to:cc; bh=cOwlb6expcLd4UHhO8G6tDy9VjkKqVWVaG/fYduE5to=; b=7x8+1bd5bGyIEZJ5N3ge9bNBt5KvNoTan2VvVJ+5v3GcaBRUtd3jDc5duxjcfSG1M9 tD5R3bCC4DoDfdbIDU4jgOO3GWlbR4r2Di39guRzMpZCRwtix6HvvdSN93R+FxUc8/vF DhkLtycenIekFlnjKSgY+uIJzOPOg/fEvRPnlbY0xfxd6nhmhCg+UgFhVeled02C6Khp utzvtNCgBIGT49dbBd9Nefs0/Ss58e2ZSF4injmXneF0fwmNsNkyXpUgpbhdz+PjY4KE JhJVen0vELFeJBn4Qmq6x/zxES/Q7wwEm+fLFMTEWIHooIHTazRoQIzj17cRGPnuA0f8 p+oQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=message-id:to:from:cc:subject:date:x-gm-message-state:from:to:cc; bh=cOwlb6expcLd4UHhO8G6tDy9VjkKqVWVaG/fYduE5to=; b=uGx4g2woluBF6Mm9kIVobWDX91uOXjGIL7x/4Onqmlx6PZ49yyJy33TNEU2Wa73RTH 0FO9keu0NXCdLdgzRLI5uF2uVGi9ZDYecy0s/IKUtS2KSFYdTAq0exMABA1sSzD5D91I 1TOnyXkiwe5UI6tlUkmuYhJsZoTbTKzmOe/4QEenfMyVBUiAejrXEsmzHzGxGjOLU4er oQ3bFWWOGSxtoyDUWAkFt+96U3r66+yH2LWhQuHI0ULlE+oBncemi3jQp/wbgPlPtKxJ om2DW+u/TKV7H92RsOldVhyiux3pmvk5ZzYu/QYRWdgU8wtvEEVNmWu0nMXWxZEMfrLo MC6g== X-Gm-Message-State: ACgBeo2WOlKWAvaZVKyQl+lkKq9gY/z4NAQ8S5hynEiulvQqzbyHO36x vJ0J8CFl+xz8osPBE2zkqFlwZw== X-Received: by 2002:a17:902:d50c:b0:16f:736:33a0 with SMTP id b12-20020a170902d50c00b0016f073633a0mr9279339plg.137.1659742599039; Fri, 05 Aug 2022 16:36:39 -0700 (PDT) Received: from localhost (76-210-143-223.lightspeed.sntcca.sbcglobal.net. [76.210.143.223]) by smtp.gmail.com with ESMTPSA id m3-20020a17090a34c300b001f50e4c43c4sm6090633pjf.22.2022.08.05.16.36.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Aug 2022 16:36:38 -0700 (PDT) Date: Fri, 05 Aug 2022 16:36:38 -0700 (PDT) X-Google-Original-Date: Fri, 05 Aug 2022 16:36:27 PDT (-0700) Subject: [GIT PULL] RISC-V Patches for the 5.20 Merge Window, Part 1 CC: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org From: Palmer Dabbelt To: Linus Torvalds Message-ID: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following changes since commit 924cbb8cbe3460ea192e6243017ceb0ceb255b1b: riscv: Improve description for RISCV_ISA_SVPBMT Kconfig symbol (2022-06-16 15:47:39 -0700) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-5.20-mw0 for you to fetch changes up to ba6cfef057e1c594c456627aad81c2343fdb5d13: riscv: enable Docker requirements in defconfig (2022-07-22 13:43:28 -0700) ---------------------------------------------------------------- RISC-V Patches for the 5.20 Merge Window, Part 1 * Enabling the FPU is now a static_key. * Improvements to the Svpbmt support. * CPU topology bindings for a handful of systems. * Support for systems with 64-bit hart IDs. * Many settings have been enabled in the defconfig, including both support for the StarFive systems and many of the Docker requirements. There are also a handful of cleanups and improvements, like usual. ---------------------------------------------------------------- This all passes my standard tests, with the old caveat that I'm still seeing some weirdness with QEMU-7.0 and a new issue where GCC-11 is tripping up on some fortify string checks in lm90.c on rv32 (GCC-12 works). I don't really like to send stuff when there's some outstanding issues like this, but after poking around for a bit it doesn't look like either is related to this pull request so it seems worse to hold off any longer. I'm also not 100% sure why it's calling out a patch in the middle as the base, I see v5.19-rc1 in the history. Sorry if something went off the rails there. I have one merge conflict, these defines were set to non-zero in arch/riscv at the same time the refactoring to make them generic went in. I'd considered merging that PR locally and making the fix in my tree, but that looked uglier than just passing the merge conflict on. Let me know if I should have done this the other way around, though. diff --cc arch/riscv/include/asm/pci.h index 830ac621dbbc,6ef4a1426194..cc2a184cfc2e --- a/arch/riscv/include/asm/pci.h +++ b/arch/riscv/include/asm/pci.h @@@ -12,31 -12,7 +12,10 @@@ #include +#define PCIBIOS_MIN_IO 4 +#define PCIBIOS_MIN_MEM 16 + - /* RISC-V shim does not initialize PCI bus */ - #define pcibios_assign_all_busses() 1 - - #define ARCH_GENERIC_PCI_MMAP_RESOURCE 1 - - extern int isa_dma_bridge_buggy; - - #ifdef CONFIG_PCI - static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel) - { - /* no legacy IRQ on risc-v */ - return -ENODEV; - } - - static inline int pci_proc_domain(struct pci_bus *bus) - { - /* always show the domain in /proc */ - return 1; - } - - #ifdef CONFIG_NUMA - + #if defined(CONFIG_PCI) && defined(CONFIG_NUMA) static inline int pcibus_to_node(struct pci_bus *bus) { return dev_to_node(&bus->dev); ---------------------------------------------------------------- Celeste Liu (1): riscv: mmap with PROT_WRITE but no PROT_READ is invalid Conor Dooley (7): riscv: dts: microchip: remove spi-max-frequency property riscv: dts: microchip: Add mpfs' topology information riscv: config: enable SOC_STARFIVE in defconfig riscv: dts: sifive: Add fu540 topology information riscv: dts: sifive: Add fu740 topology information riscv: dts: canaan: Add k210 topology information riscv: dts: sifive: "fix" pmic watchdog node name Heiko Stuebner (4): riscv: make patch-function pointer more generic in cpu_manufacturer_info struct riscv: remove usage of function-pointers from cpufeatures and t-head errata riscv: introduce nops and __nops macros for NOP sequences riscv: convert the t-head pbmt errata to use the __nops macro Heinrich Schuchardt (1): riscv: enable Docker requirements in defconfig Jisheng Zhang (2): riscv: introduce unified static key mechanism for ISA extensions riscv: switch has_fpu() to the unified static key mechanism Jonas Hahnfeld (1): riscv: dts: starfive: Add JH7100 CPU topology Juerg Haefliger (3): riscv: Kconfig: Fix indentation and add comments riscv: Kconfig.erratas: Add comments riscv: Kconfig.socs: Add comments Maciej W. Rozycki (1): RISC-V: PCI: Avoid handing out address 0 to devices Nagasuresh Relli (1): riscv: dts: microchip: remove spi-max-frequency property Palmer Dabbelt (8): RISC-V: Use the extension probing code to enable the FPU RISC-V: Some Svpbmt fixes and cleanups riscv: Kconfig: Style cleanups RISC-V: Add CONFIG_{NON,}PORTABLE Merge tag 'dt-for-palmer-v5.20-mw0' of git://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git into for-next Merge branch 'riscv-cpu_map_topo' of git://git.kernel.org/pub/scm/linux/kernel/git/palmer/linux.git into for-next RISC-V: Support for 64bit hartid on RV64 platforms riscv: Add macro for multiple nop instructions Sunil V L (5): riscv: cpu_ops_sbi: Add 64bit hartid support on RV64 riscv: spinwait: Fix hartid variable type riscv: smp: Add 64bit hartid support on RV64 riscv: cpu: Add 64bit hartid support on RV64 riscv/efi_stub: Add 64bit boot-hartid support on RV64 Xianting Tian (1): RISC-V: Add fast call path of crash_kexec() arch/riscv/Kconfig | 47 ++++++++++++---- arch/riscv/Kconfig.erratas | 2 +- arch/riscv/Kconfig.socs | 4 +- arch/riscv/boot/dts/canaan/k210.dtsi | 12 ++++ arch/riscv/boot/dts/microchip/mpfs.dtsi | 27 ++++++++- arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 24 ++++++++ arch/riscv/boot/dts/sifive/fu740-c000.dtsi | 24 ++++++++ .../riscv/boot/dts/sifive/hifive-unmatched-a00.dts | 2 +- arch/riscv/boot/dts/starfive/jh7100.dtsi | 16 +++++- arch/riscv/configs/32-bit.config | 2 + arch/riscv/configs/defconfig | 65 +++++++++++++++++++++- arch/riscv/configs/nommu_k210_defconfig | 1 + arch/riscv/configs/nommu_k210_sdcard_defconfig | 1 + arch/riscv/configs/nommu_virt_defconfig | 1 + arch/riscv/configs/rv32_defconfig | 1 + arch/riscv/errata/thead/errata.c | 38 ++++--------- arch/riscv/include/asm/asm.h | 15 +++++ arch/riscv/include/asm/barrier.h | 2 + arch/riscv/include/asm/errata_list.h | 8 +-- arch/riscv/include/asm/hwcap.h | 25 +++++++++ arch/riscv/include/asm/pci.h | 4 +- arch/riscv/include/asm/processor.h | 4 +- arch/riscv/include/asm/smp.h | 4 +- arch/riscv/include/asm/switch_to.h | 4 +- arch/riscv/kernel/alternative.c | 18 +++--- arch/riscv/kernel/cpu.c | 26 +++++---- arch/riscv/kernel/cpu_ops_sbi.c | 4 +- arch/riscv/kernel/cpu_ops_spinwait.c | 4 +- arch/riscv/kernel/cpufeature.c | 52 +++++++---------- arch/riscv/kernel/smp.c | 4 +- arch/riscv/kernel/smpboot.c | 9 +-- arch/riscv/kernel/sys_riscv.c | 5 +- arch/riscv/kernel/traps.c | 4 ++ drivers/clocksource/timer-riscv.c | 15 ++--- drivers/firmware/efi/libstub/riscv-stub.c | 13 ++++- drivers/irqchip/irq-riscv-intc.c | 7 ++- drivers/irqchip/irq-sifive-plic.c | 7 ++- 37 files changed, 358 insertions(+), 143 deletions(-)