Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp2102429rwb; Sun, 14 Aug 2022 21:30:56 -0700 (PDT) X-Google-Smtp-Source: AA6agR43VEKHfKmRcpgQDYTDwQo1xKXAfEOIqxx+WqzEcPjIx+b9RLlZZX6KamLwYKdwZR3x7DtU X-Received: by 2002:a17:907:28c8:b0:730:9ccc:331f with SMTP id en8-20020a17090728c800b007309ccc331fmr9047734ejc.608.1660537856703; Sun, 14 Aug 2022 21:30:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660537856; cv=none; d=google.com; s=arc-20160816; b=0f8KmySRvzsz1qrLmNMyGW+PO0fXhDZ/bvC+Zc2XC/CoswDO/gBsdxSakNvfSpLq9l XhXexLbG8aJIJdEWux4kOnk+J+CuWgx31j6SNddZeR/fIm0pROe0OqKQKRVFj1ybVs0W V2Tz42wPycGToJCIDZ84zygETQ1mJUFzWvZsAznkSttQQ7idfC3fBFhHf5KgnZnHfbRK wQMbYRe292ltmRAnQF5bzzqfmmZpSMop772kFFdyr/6qy51umxjFO1V7hAfRlHdKoy4h 2Vjj2X1XTm6CSbtB2wfzhO5rdjWXTHAqpIgIACE5DmEYvdZmO+mXMkNEH1HC+RVd9W9B EQ3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=fhqDrQ4sbGWB617dWohRSE8WXiB0YVYsB9OuCX7XC3U=; b=pzPAHulaV1HtJ/QVe3nnwyQxXQquwdTou5kfz1zKz4x5vViMpmGWpdalts6UUPOBA0 QSnrII1YasynWbTt9Aj2vq3MvI1CydG4vA/ibAUsMtch8qrakDRMrWWyDiWEiOX6FRAe kFSKSQADNeFw2isncXg/S1+05XVDPeZNfRb//TQIav0AchEoq73Fo5d2PPhL+bMe7nrg QcU4OB3+jpUu8olmmKg8zX6T9cDvBiugn62S1BTkNXeWnmYrAwS6nAi9bVrTECZIPzOM QqCwE+6iYWGsB/tG8dTFPRp1fFcZMLZUVzoTtJew1OBRRu2oqtT5aW7Jyn1PeT5U6/Ze b3aQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Tfk+yOKG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ho39-20020a1709070ea700b0073100e36dd2si8922194ejc.939.2022.08.14.21.30.31; Sun, 14 Aug 2022 21:30:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Tfk+yOKG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240666AbiHOEP2 (ORCPT + 99 others); Mon, 15 Aug 2022 00:15:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240455AbiHOEPM (ORCPT ); Mon, 15 Aug 2022 00:15:12 -0400 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 529781403E for ; Sun, 14 Aug 2022 21:15:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1660536911; x=1692072911; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=rGmRjWLsZd0MykLtxfW7HGQQOCTU/72uM1KezIjGuQ4=; b=Tfk+yOKG+GXvspXq7RqwDYpGwLiTVgt1/tfZmEpGRw21mljPopbsDfLB HfhKfGHfBsR8Um+Je/FAPW2h8ybGLKuuff0KhhJEMRqiblWnEQWAPllC9 K7o2KouZPYX5T1PsKQeHIJZdY53BqQjB78gf4qKNOvnXV2FMtRa9Nd53M 7amkx/rLor0094FuU0fYz1BlIhxsHjFfcEiJ22Xens00FL0AOtTzFS/Bi hGrpxIlKChOtzfrwDRiCb+15Avb6wNlOHg8n5yWrqRDrAPVS6Uju5Lg0a yynIlvTqA/aaclG3G+5yn/MFP8kNohj2w7qN1jmxo4EQIqMnDQMj8JEqS g==; X-IronPort-AV: E=McAfee;i="6400,9594,10439"; a="378175188" X-IronPort-AV: E=Sophos;i="5.93,237,1654585200"; d="scan'208";a="378175188" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Aug 2022 21:15:10 -0700 X-IronPort-AV: E=Sophos;i="5.93,237,1654585200"; d="scan'208";a="582747731" Received: from dmalka-mobl.ger.corp.intel.com (HELO box.shutemov.name) ([10.249.42.26]) by orsmga006-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Aug 2022 21:15:07 -0700 Received: by box.shutemov.name (Postfix, from userid 1000) id 67CDA104A6B; Mon, 15 Aug 2022 07:18:04 +0300 (+03) From: "Kirill A. Shutemov" To: Dave Hansen , Andy Lutomirski , Peter Zijlstra Cc: x86@kernel.org, Kostya Serebryany , Andrey Ryabinin , Andrey Konovalov , Alexander Potapenko , Taras Madan , Dmitry Vyukov , "H . J . Lu" , Andi Kleen , Rick Edgecombe , linux-mm@kvack.org, linux-kernel@vger.kernel.org, "Kirill A. Shutemov" Subject: [PATCHv6 06/11] x86/mm: Provide arch_prctl() interface for LAM Date: Mon, 15 Aug 2022 07:17:58 +0300 Message-Id: <20220815041803.17954-7-kirill.shutemov@linux.intel.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220815041803.17954-1-kirill.shutemov@linux.intel.com> References: <20220815041803.17954-1-kirill.shutemov@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a couple of arch_prctl() handles: - ARCH_ENABLE_TAGGED_ADDR enabled LAM. The argument is required number of tag bits. It is rounded up to the nearest LAM mode that can provide it. For now only LAM_U57 is supported, with 6 tag bits. - ARCH_GET_UNTAG_MASK returns untag mask. It can indicates where tag bits located in the address. - ARCH_GET_MAX_TAG_BITS returns the maximum tag bits user can request. Zero if LAM is not supported. Signed-off-by: Kirill A. Shutemov --- arch/x86/include/uapi/asm/prctl.h | 4 ++ arch/x86/kernel/process_64.c | 65 ++++++++++++++++++++++++++++++- 2 files changed, 68 insertions(+), 1 deletion(-) diff --git a/arch/x86/include/uapi/asm/prctl.h b/arch/x86/include/uapi/asm/prctl.h index 500b96e71f18..a31e27b95b19 100644 --- a/arch/x86/include/uapi/asm/prctl.h +++ b/arch/x86/include/uapi/asm/prctl.h @@ -20,4 +20,8 @@ #define ARCH_MAP_VDSO_32 0x2002 #define ARCH_MAP_VDSO_64 0x2003 +#define ARCH_GET_UNTAG_MASK 0x4001 +#define ARCH_ENABLE_TAGGED_ADDR 0x4002 +#define ARCH_GET_MAX_TAG_BITS 0x4003 + #endif /* _ASM_X86_PRCTL_H */ diff --git a/arch/x86/kernel/process_64.c b/arch/x86/kernel/process_64.c index 1962008fe743..4f9f0f8ccd26 100644 --- a/arch/x86/kernel/process_64.c +++ b/arch/x86/kernel/process_64.c @@ -742,6 +742,60 @@ static long prctl_map_vdso(const struct vdso_image *image, unsigned long addr) } #endif +static void enable_lam_func(void *mm) +{ + struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm); + unsigned long lam_mask; + unsigned long cr3; + + if (loaded_mm != mm) + return; + + lam_mask = READ_ONCE(loaded_mm->context.lam_cr3_mask); + + /* Update CR3 to get LAM active on the CPU */ + cr3 = __read_cr3(); + cr3 &= ~(X86_CR3_LAM_U48 | X86_CR3_LAM_U57); + cr3 |= lam_mask; + write_cr3(cr3); + set_tlbstate_cr3_lam_mask(lam_mask); +} + +static int prctl_enable_tagged_addr(struct mm_struct *mm, unsigned long nr_bits) +{ + int ret = 0; + + if (!cpu_feature_enabled(X86_FEATURE_LAM)) + return -ENODEV; + + mutex_lock(&mm->context.lock); + + /* Already enabled? */ + if (mm->context.lam_cr3_mask) { + ret = -EBUSY; + goto out; + } + + if (!nr_bits) { + ret = -EINVAL; + goto out; + } else if (nr_bits <= 6) { + mm->context.lam_cr3_mask = X86_CR3_LAM_U57; + mm->context.untag_mask = ~GENMASK(62, 57); + } else { + ret = -EINVAL; + goto out; + } + + /* Make lam_cr3_mask and untag_mask visible on other CPUs */ + smp_mb(); + + on_each_cpu_mask(mm_cpumask(mm), enable_lam_func, mm, true); +out: + mutex_unlock(&mm->context.lock); + return ret; +} + long do_arch_prctl_64(struct task_struct *task, int option, unsigned long arg2) { int ret = 0; @@ -829,7 +883,16 @@ long do_arch_prctl_64(struct task_struct *task, int option, unsigned long arg2) case ARCH_MAP_VDSO_64: return prctl_map_vdso(&vdso_image_64, arg2); #endif - + case ARCH_GET_UNTAG_MASK: + return put_user(task->mm->context.untag_mask, + (unsigned long __user *)arg2); + case ARCH_ENABLE_TAGGED_ADDR: + return prctl_enable_tagged_addr(task->mm, arg2); + case ARCH_GET_MAX_TAG_BITS: + if (!cpu_feature_enabled(X86_FEATURE_LAM)) + return put_user(0, (unsigned long __user *)arg2); + else + return put_user(6, (unsigned long __user *)arg2); default: ret = -EINVAL; break; -- 2.35.1