Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp3022059rwb; Mon, 15 Aug 2022 16:19:31 -0700 (PDT) X-Google-Smtp-Source: AA6agR4/AHsf57XllWf1vPEXL0Fd+y5QaUAcEBrAQ9/L64jS1uMs1I4Bvnf7yTbCfemkgE4LOJRE X-Received: by 2002:a17:90b:198a:b0:1f5:2f97:12a0 with SMTP id mv10-20020a17090b198a00b001f52f9712a0mr19768839pjb.97.1660605570834; Mon, 15 Aug 2022 16:19:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660605570; cv=none; d=google.com; s=arc-20160816; b=HLo4LjBR0AaCKCg/jHI0N8WygYpyW2P3C4B/6/jODQ4iaSTLZTR1SkzjaQ7kbeF49Y Zqq2MLLQWxbuDqzxP9SqAUPfyc1UIzxgm9JSd9mu6pmu7Shm14X1A+G4TmdonnzwPeFW KEznHrdH8cHmmt34Rw6JRf/o9ioRUMdm9QuMSEIpK/0BR22jLJ1TfABxWYWaS3NEGKT6 OHHEB6R8j+6BWFz+DfYhqLjHulmtobYbOQUA8/MuWlrrxt6oWJdFF03QpmY37P6t2NtN 2Z3eXMenH/sPIiBLgm54zkBk1Nz9GPC6guYD1pDfZEQQuRemMEEPhoU+Wdhqx8VluWXu ZWGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Cte/2rYVy0laje4Q0evr7lt5G46HxyCVm4qLnu8VWT8=; b=QnfZvFaJX3nrea632OSv8sfGGN7xBqXjpgx67U+FbT3jbsjeKsrVuCejC3hLyWKOgw UOUbM88C/Bt1ypdEqZu+EDcxsa+QZn7ms9QQD72AXr2lsBpPcogspav89A/LPLoGgSUY yjrPY9SfbsoU8m+jrb31cnuSGuAJy8aaqIK7cICRi4iyF8lgeAzbkXbrLOiyvEYwzf2y WOupvBX+TgwmnZydM+K0DfgYI6kSkfVcdPvd3GjPPupEOIjRP4hAaKLJ3n3EKTtoB6Pn F9SmCisJnbVZlTPMamQF4w5cUGuvYPmr+9iI90/JoW32pWQTWJx2uWPSo6diCie68pQY 9U0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=XNUgoq+c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o2-20020a170902d4c200b0016bb9574bfesi13345966plg.256.2022.08.15.16.19.19; Mon, 15 Aug 2022 16:19:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=XNUgoq+c; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345383AbiHOV57 (ORCPT + 99 others); Mon, 15 Aug 2022 17:57:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56064 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350466AbiHOV4T (ORCPT ); Mon, 15 Aug 2022 17:56:19 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C12CC10A774; Mon, 15 Aug 2022 12:34:04 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 8D60561184; Mon, 15 Aug 2022 19:34:03 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 7B213C433D6; Mon, 15 Aug 2022 19:34:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1660592043; bh=ecmKP+DYRKqfBr6/umZkZvg2tAeCCDhHa8GE40xc3nA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XNUgoq+ctHR0uBsIKxvuM+wPtvRx4gjPEWvkR4LjEESeSTrW1pFJ/70h2P5su5hu+ mThEorXNFS+e07xN6vvLn7XZ+xMEDR8M1uJvPF7pj32iFmyUFymvwkdxLBzL1vrzit wFRDJzhRZvuHnzYX8JGXfYKBviHE6T5g6Xb02aT0= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Manivannan Sadhasivam , Serge Semin , Bjorn Helgaas , Rob Herring , Sasha Levin Subject: [PATCH 5.18 0722/1095] PCI: dwc: Add unroll iATU space support to dw_pcie_disable_atu() Date: Mon, 15 Aug 2022 20:02:01 +0200 Message-Id: <20220815180459.262093671@linuxfoundation.org> X-Mailer: git-send-email 2.37.2 In-Reply-To: <20220815180429.240518113@linuxfoundation.org> References: <20220815180429.240518113@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Serge Semin [ Upstream commit d1cf738f2b65a5640234e1da90a68d3523fbed83 ] dw_pcie_disable_atu() was introduced by f8aed6ec624f ("PCI: dwc: designware: Add EP mode support") and supported only the viewport version of the iATU CSRs. DW PCIe IP cores v4.80a and newer also support unrolled iATU/eDMA space. Callers of dw_pcie_disable_atu(), including pci_epc_ops.clear_bar(), pci_epc_ops.unmap_addr(), and dw_pcie_setup_rc(), don't work correctly when it is enabled. Add dw_pcie_disable_atu() support for controllers with unrolled iATU CSRs enabled. [bhelgaas: commit log] Fixes: f8aed6ec624f ("PCI: dwc: designware: Add EP mode support") Link: https://lore.kernel.org/r/20220624143428.8334-3-Sergey.Semin@baikalelectronics.ru Tested-by: Manivannan Sadhasivam Signed-off-by: Serge Semin Signed-off-by: Bjorn Helgaas Reviewed-by: Manivannan Sadhasivam Reviewed-by: Rob Herring Signed-off-by: Sasha Levin --- drivers/pci/controller/dwc/pcie-designware.c | 16 +++++++++++++--- 1 file changed, 13 insertions(+), 3 deletions(-) diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c index d92c8a25094f..84fef21efdbc 100644 --- a/drivers/pci/controller/dwc/pcie-designware.c +++ b/drivers/pci/controller/dwc/pcie-designware.c @@ -491,7 +491,7 @@ int dw_pcie_prog_inbound_atu(struct dw_pcie *pci, u8 func_no, int index, void dw_pcie_disable_atu(struct dw_pcie *pci, int index, enum dw_pcie_region_type type) { - int region; + u32 region; switch (type) { case DW_PCIE_REGION_INBOUND: @@ -504,8 +504,18 @@ void dw_pcie_disable_atu(struct dw_pcie *pci, int index, return; } - dw_pcie_writel_dbi(pci, PCIE_ATU_VIEWPORT, region | index); - dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, ~(u32)PCIE_ATU_ENABLE); + if (pci->iatu_unroll_enabled) { + if (region == PCIE_ATU_REGION_INBOUND) { + dw_pcie_writel_ib_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2, + ~(u32)PCIE_ATU_ENABLE); + } else { + dw_pcie_writel_ob_unroll(pci, index, PCIE_ATU_UNR_REGION_CTRL2, + ~(u32)PCIE_ATU_ENABLE); + } + } else { + dw_pcie_writel_dbi(pci, PCIE_ATU_VIEWPORT, region | index); + dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, ~(u32)PCIE_ATU_ENABLE); + } } int dw_pcie_wait_for_link(struct dw_pcie *pci) -- 2.35.1