Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp3079661rwb; Mon, 15 Aug 2022 17:37:24 -0700 (PDT) X-Google-Smtp-Source: AA6agR4Y+M5Wfe5zjUMaU4GbfPYjDFCbawkzO5XmVF++0qzq7rFbTMfnt6hTzzERSC7y6Azaozjo X-Received: by 2002:a17:903:d4:b0:16d:bb31:f66 with SMTP id x20-20020a17090300d400b0016dbb310f66mr19660078plc.60.1660610244634; Mon, 15 Aug 2022 17:37:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660610244; cv=none; d=google.com; s=arc-20160816; b=xSUb9jQ1MoHkXnUGIC+wX9z7Z8WIYOlk4lA/572odF8lWgmgOATm8g2ZYF/w0A8oSy LBnaVPPLAxSQ8FxWieiwkT+nXiQZU93xuyMzsIV6Sp1jmTGiOt1P57APWzutInQLR/1Q 6wtoM1dMa9LwHsMxwpQN2EnT5U/nlMbkh3bfaDN4Xlss0/6vUK1oWNdlVlPo4NLCavlJ VmsC4Jr6imYLFkkubEy2b5Uov/3yoRxCjytk4reOPYN+IfOXIarfnDPB/F493AeGQA0n 0IeOvZawqSrrQfJB/HfYarptfDmHLKO6NMsT8gsicmFbFDmxR/fFto+xdLzhKezZ/UaL dS+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=zTWExRfhqaxBeutaRvj6r3l7h3futE+L56hRD8Xem+k=; b=ocIwoa2qjuu0E04ehlkw1nHjJQ+ZeCcqeANq7fB2A8aj23M7PPcAVRyM3KeEZgcBCg VIWw0nXgqMDatvVkPUxEBmbDASalTuuY5SBcVJ4u4PCEwk4g28YNUt66xZrPb4MAugOq vnrA9dRGnnFAMOnDj3EWrmbR8jmxMmpkPeUnGCSi0B4LnOD1SNDtJGKpiWVsWGDAuXE3 V9+J63a5PQbTmmG+63vNDGya0lsHpcqC/ms0vvEopsclXDwoMbRqo9oB6qmM6jWyME2Y o0Ej+xaNmMOLoovfByn7b3EGiRMPyxOH2Cs006OI3s32ZO7pnt9eJbtHelIv1Q+YTQ2o HdJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=CT7tiIVF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id na9-20020a17090b4c0900b001f339f9cc21si19158687pjb.179.2022.08.15.17.37.12; Mon, 15 Aug 2022 17:37:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=CT7tiIVF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1352150AbiHPAXr (ORCPT + 99 others); Mon, 15 Aug 2022 20:23:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46328 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1348941AbiHPARq (ORCPT ); Mon, 15 Aug 2022 20:17:46 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BA223A3D44; Mon, 15 Aug 2022 13:31:06 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id CF2FCB80EB1; Mon, 15 Aug 2022 20:31:04 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id F3A4FC433C1; Mon, 15 Aug 2022 20:31:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1660595463; bh=viaFuZBfoGpqRxPtLy9x71upvo+m2Mrt9nmJ52GbDR8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CT7tiIVFHd6b3AZxEfuu0r3iPWUTFy3wqyRZLk144e6S1mYz0dWLbmVbNCsDLXe3G EXahO0ah1xynv5p5SLyJpk9hkL491TuvqF8iS6ajPTQXgnUmck8VVr3XdVh1uLqU4x 9UIYk1ssqKpCPS/KSmchOilDiDHo1AuZXc8Qszpw= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Manivannan Sadhasivam , Serge Semin , Bjorn Helgaas , Rob Herring , Sasha Levin Subject: [PATCH 5.19 0773/1157] PCI: dwc: Disable outbound windows only for controllers using iATU Date: Mon, 15 Aug 2022 20:02:09 +0200 Message-Id: <20220815180510.408689397@linuxfoundation.org> X-Mailer: git-send-email 2.37.2 In-Reply-To: <20220815180439.416659447@linuxfoundation.org> References: <20220815180439.416659447@linuxfoundation.org> User-Agent: quilt/0.67 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Serge Semin [ Upstream commit d60a2e281e9de2b2f67343b2e39417ca0f4fd54e ] Some DWC-based controllers (e.g., pcie-al.c and pci-keystone.c, identified by the fact that they override the default dw_child_pcie_ops) use their own address translation approach instead of the DWC internal ATU (iATU). For those controllers, skip disabling the iATU outbound windows. [bhelgaas: commit log, update multiple window comment] Fixes: 458ad06c4cdd ("PCI: dwc: Ensure all outbound ATU windows are reset") Link: https://lore.kernel.org/r/20220624143428.8334-4-Sergey.Semin@baikalelectronics.ru Tested-by: Manivannan Sadhasivam Signed-off-by: Serge Semin Signed-off-by: Bjorn Helgaas Reviewed-by: Manivannan Sadhasivam Reviewed-by: Rob Herring Signed-off-by: Sasha Levin --- drivers/pci/controller/dwc/pcie-designware-host.c | 14 ++++++++------ 1 file changed, 8 insertions(+), 6 deletions(-) diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c index bc9a7df130ef..d0d768f22ac3 100644 --- a/drivers/pci/controller/dwc/pcie-designware-host.c +++ b/drivers/pci/controller/dwc/pcie-designware-host.c @@ -543,7 +543,6 @@ static struct pci_ops dw_pcie_ops = { void dw_pcie_setup_rc(struct pcie_port *pp) { - int i; u32 val, ctrl, num_ctrls; struct dw_pcie *pci = to_dw_pcie_from_pp(pp); @@ -594,19 +593,22 @@ void dw_pcie_setup_rc(struct pcie_port *pp) PCI_COMMAND_MASTER | PCI_COMMAND_SERR; dw_pcie_writel_dbi(pci, PCI_COMMAND, val); - /* Ensure all outbound windows are disabled so there are multiple matches */ - for (i = 0; i < pci->num_ob_windows; i++) - dw_pcie_disable_atu(pci, i, DW_PCIE_REGION_OUTBOUND); - /* * If the platform provides its own child bus config accesses, it means * the platform uses its own address translation component rather than * ATU, so we should not program the ATU here. */ if (pp->bridge->child_ops == &dw_child_pcie_ops) { - int atu_idx = 0; + int i, atu_idx = 0; struct resource_entry *entry; + /* + * Disable all outbound windows to make sure a transaction + * can't match multiple windows. + */ + for (i = 0; i < pci->num_ob_windows; i++) + dw_pcie_disable_atu(pci, i, DW_PCIE_REGION_OUTBOUND); + /* Get last memory resource entry */ resource_list_for_each_entry(entry, &pp->bridge->windows) { if (resource_type(entry->res) != IORESOURCE_MEM) -- 2.35.1