Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp135747rwb; Thu, 18 Aug 2022 00:40:10 -0700 (PDT) X-Google-Smtp-Source: AA6agR45cbCCVfV6ugmL1R9o25+VrngQiox6xUcgjZaekkzGcMKbXGRKC4/U0r5KTSrS2Ho12JZX X-Received: by 2002:a17:907:8317:b0:731:2189:7f4d with SMTP id mq23-20020a170907831700b0073121897f4dmr1117478ejc.468.1660808410642; Thu, 18 Aug 2022 00:40:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660808410; cv=none; d=google.com; s=arc-20160816; b=txW+4EOcYCVyIQo2EgsJycNeLjfHA3CwYZRaNEpJlqr8UV7CdLSSMhM29oxg9CJAbF JL3tAAQkWhowcHtKs2TAfn79d9aJcuPrjZ1cpkrkR5a/HzGKEXoNEz60LEE3OswFToOi dk5Eoo6GZSXs8pIBnQxaUB0d3ahgNUn+/ajIjJdahd/Epa8+1Kd7H6+gTZV/VcP3uDLo WUwcXJ18TaFSAw6ChLa3EVYw967LzpS8lmh+Rge/Qh7cgbktPE//QXRYjgSKVCOv/S59 r7SJS995/fDwIMpgDXfsvHGH1AcoqnP1PrBbMJ3rTwTk6TTSL+IKA+gAbAKf1zUzKyry JM1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=V6hSMoXJ+RWWGl4vsfGW4qpJD819N1FBpYyHgEiOnJc=; b=t0mmY4TJIPkZRW6CxS7+h7WcmIPrZ4Ya4wsxVBklhM0ywUdmao0Z4eEBMJsTCDoVWP OdTl+UbplXXHLM4AU2jaac7VlRK+NWf1q9PZbUCbCgumIPt1h/roCua/+sR78FmaRZxz 6DbbGnKXclXi9O0T7HxSKrr+Jyc2kl7f1BDHKGspzmQO/8CiQ3AvhAnxL02Fn4MRXNQX Pm01EFvH3RSX38MN9vmHFTPsfYXWI7orq1lrD9/uKKezxN7PFLK9oEUPMiIUZfB0Pabw BAKQj8DkjoaKStywhwyP15bYIDfejIf32f9sXD+a27Qls9Bh6JPHC46U/xSA/iuWi3XC AtoA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dd19-20020a1709069b9300b00730699ca113si706714ejc.43.2022.08.18.00.39.44; Thu, 18 Aug 2022 00:40:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243705AbiHRHTo (ORCPT + 99 others); Thu, 18 Aug 2022 03:19:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32804 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243611AbiHRHTk (ORCPT ); Thu, 18 Aug 2022 03:19:40 -0400 Received: from inva020.nxp.com (inva020.nxp.com [92.121.34.13]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D0C9B8E465; Thu, 18 Aug 2022 00:19:38 -0700 (PDT) Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 577EC1A0675; Thu, 18 Aug 2022 09:19:37 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 21A3A1A0673; Thu, 18 Aug 2022 09:19:37 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 3AE001820F59; Thu, 18 Aug 2022 15:19:35 +0800 (+08) From: Richard Zhu To: p.zabel@pengutronix.de, l.stach@pengutronix.de, bhelgaas@google.com, lorenzo.pieralisi@arm.com, robh@kernel.org, shawnguo@kernel.org, vkoul@kernel.org, alexander.stein@ew.tq-group.com, marex@denx.de Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH v3 1/6] reset: imx7: Add the iMX8MP PCIe PHY PERST support Date: Thu, 18 Aug 2022 15:02:28 +0800 Message-Id: <1660806153-29001-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1660806153-29001-1-git-send-email-hongxing.zhu@nxp.com> References: <1660806153-29001-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On i.MX7/iMX8MM/iMX8MQ, the initialized default value of PERST bit(BIT3) of SRC_PCIEPHY_RCR is 1b'1. But i.MX8MP has one inversed default value 1b'0 of PERST bit. And the PERST bit should be kept 1b'1 after power and clocks are stable. So add the i.MX8MP PCIe PHY PERST support here. Signed-off-by: Richard Zhu --- drivers/reset/reset-imx7.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/reset/reset-imx7.c b/drivers/reset/reset-imx7.c index 185a333df66c..d2408725eb2c 100644 --- a/drivers/reset/reset-imx7.c +++ b/drivers/reset/reset-imx7.c @@ -329,6 +329,7 @@ static int imx8mp_reset_set(struct reset_controller_dev *rcdev, break; case IMX8MP_RESET_PCIE_CTRL_APPS_EN: + case IMX8MP_RESET_PCIEPHY_PERST: value = assert ? 0 : bit; break; } -- 2.25.1