Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp501343rwb; Thu, 18 Aug 2022 07:28:43 -0700 (PDT) X-Google-Smtp-Source: AA6agR7SlMSyYnZYiBSeTdIEM6bjNvhaxOft6wBgEQDxpUsELgG/8ecL61FGqTkb2jRPZTRH2sJv X-Received: by 2002:a05:6402:13c2:b0:445:b839:112e with SMTP id a2-20020a05640213c200b00445b839112emr2376090edx.161.1660832923385; Thu, 18 Aug 2022 07:28:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660832923; cv=none; d=google.com; s=arc-20160816; b=ZwL2TWpXAF44QYG9+TeB9tuRK7ZV72ZrtwQHIOHXkCUC50faQHmC1cQ0KsP41TSGMS 1MCUScxhXkaDJzD1DGdwHmiRFvCF08ZUloaL23bg2hk2tKryapQPprCmZVqYUnSe50OF 5gylxvt1af+JCfZu6FKDLOy93HwdiR7O2CDFIbw9Q9FiPKPbF0KMBZv5S7Ebv6WWWuxL 5pCDJVmIdnNT3e6Uv7o8c7BJ9wI5v50NEsQjEwaqsiDYX7FcEkJKI1x9V10wHINvk5Lk JqwbePXLCq1ezG1tAZBm62ILrU8LHMLYgwdQCpDg6wIE6tu8TPNKbHrzFrVp1TQzZauk 19Ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=+kv66vxJ0YAn/r791jElf5y4ZMDzSN2X5TyTuKb96rI=; b=L3sjFBNHIg/Oj0EQDuv/A4sIm98C8/k9i2SY7i949hH9iXGCPcFrFFWK6P56bU5xHm HlqvdaqZ9papRbuUWlOIG7xWWmNrvD2qWjpPJd+5wRhF9gcIx3h2+L6dAIMXgvsrPeX7 WAQ6T33RszA+0rf7a/aZD+KwmhaI4hXULg9GJdAq2YXnqus+wCn4IiNASoOhtf3bP0XZ hpEMsgsxxGBGu4U0BWwx2WV4AcQSzhX9Ce7QsFe5ywBqR/4N6MUs8D4n7iCUPRgc0W+L 3+h02EFi5MSoHDXFWTmXX14EZS+TGcz8lrGGBRWPJ4OSQ71JcTRPuQ56ZAzEJq91q0X3 WU7A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b=Au0+wmSC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qb30-20020a1709077e9e00b007397aa27b32si1255833ejc.891.2022.08.18.07.28.17; Thu, 18 Aug 2022 07:28:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b=Au0+wmSC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245600AbiHROEr (ORCPT + 99 others); Thu, 18 Aug 2022 10:04:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48404 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245610AbiHROEo (ORCPT ); Thu, 18 Aug 2022 10:04:44 -0400 Received: from mail-yw1-x1130.google.com (mail-yw1-x1130.google.com [IPv6:2607:f8b0:4864:20::1130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6F924B7D3 for ; Thu, 18 Aug 2022 07:04:37 -0700 (PDT) Received: by mail-yw1-x1130.google.com with SMTP id 00721157ae682-333b049f231so44063717b3.1 for ; Thu, 18 Aug 2022 07:04:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc; bh=+kv66vxJ0YAn/r791jElf5y4ZMDzSN2X5TyTuKb96rI=; b=Au0+wmSCKtfaRR52iCMDAqCL12HsLn0096khZpro0Ew0t8wYVhkNmnONrg/gtX4k96 KqU6CYvipoE2ICrlq95wJSsHspIK/o59+FhEYt7MQMKWobALXS0x1LsWuzqHMFehUxCi YP0NeqB5JRfRg5J2YPhbH/BLR9DJxpFCLU9HV7RdYVjX9Isft/lBxda118WZbu5BnSMs Kyo6KpXeDbTmZ800Z4BwXZYzPm846I1ECGc4S8aoIBePMG2BUy9mKnT8Ch2JLiY1vxPi Eu0W99CN6+L/UtTpVF6GeCVFx6gVAsBYqO9qS/Ps0Q2eYalNOwaGY1UvjyIB/GF4mKOi r2uA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc; bh=+kv66vxJ0YAn/r791jElf5y4ZMDzSN2X5TyTuKb96rI=; b=nPUZvAYpvYQqeFh3AaY1vhhdR/D9BYjWeopUK2YTmyIRdBDZjOZxMDIUgYnbBk2mB7 mszubXdt+j81g6T6Jq3kdLu0PfzKJezmopldLYwZRJRZ5SC/gPgkAf5zGiXfnqJ5ilqc 1Uo2OnxDqQZq2syP3M8q+0JMSdFWxwGg8qONHWsxdzy6hwEQU7SGr3LWyblkXHRrMrjh URDPwgtAgJhJhMM1vQaXjkNufzRf2n85Z33uLowzRVzaWblofqDfWOF779ClFN497Cl3 bpX7JeGli0+5xyr43zjXpkyol3+oVNal8tta+wmhJifG6HzoO3rTQETzYs4ao6NSJna1 g/Ow== X-Gm-Message-State: ACgBeo1MsBqy/1yMmQxDnBLn0qzOq2b+CZu26QKjRK1drKFgTShiMWkU 74E6BDKRtW7RBKcFuz7SDxOEXr44+QPA2a7W8nlWBw== X-Received: by 2002:a25:4986:0:b0:67b:c97f:6975 with SMTP id w128-20020a254986000000b0067bc97f6975mr2745146yba.520.1660831476550; Thu, 18 Aug 2022 07:04:36 -0700 (PDT) MIME-Version: 1.0 References: <20220817080757.352021-1-bchihi@baylibre.com> <20220817080757.352021-3-bchihi@baylibre.com> <18164de9-ad28-939c-a802-69647fc65a37@linaro.org> In-Reply-To: <18164de9-ad28-939c-a802-69647fc65a37@linaro.org> From: Balsam CHIHI Date: Thu, 18 Aug 2022 16:04:00 +0200 Message-ID: Subject: Re: [PATCH v9,2/7] dt-bindings: thermal: Add dt-binding document for LVTS thermal controllers To: Krzysztof Kozlowski Cc: rafael@kernel.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, amitk@kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, khilman@baylibre.com, mka@chromium.org, robh+dt@kernel.org, krzk+dt@kernel.org, matthias.bgg@gmail.com, p.zabel@pengutronix.de, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, james.lo@mediatek.com, fan.chen@mediatek.com, louis.yu@mediatek.com, rex-bc.chen@mediatek.com, abailon@baylibre.com Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Krzysztof, Thank you for the reviews. Would you please explain the meaning of "Rebase your patchset on decent kernel tree. You seem to use something a bit old"? It is rebased on top of linux-6.0.0-rc1. Am I missing something? Best regards, Balsam On Thu, Aug 18, 2022 at 3:48 PM Krzysztof Kozlowski wrote: > > On 17/08/2022 11:07, bchihi@baylibre.com wrote: > > From: Alexandre Bailon > > > > Add dt-binding document for mt8192 and mt8195 LVTS thermal controllers. > > Rebase your patchset on decent kernel tree. You seem to use something a > bit old. > > > > > Signed-off-by: Alexandre Bailon > > Co-developed-by: Balsam CHIHI > > Signed-off-by: Balsam CHIHI > > --- > > .../thermal/mediatek,lvts-thermal.yaml | 152 ++++++++++++++++++ > > 1 file changed, 152 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/thermal/mediatek,lvts-thermal.yaml > > > > diff --git a/Documentation/devicetree/bindings/thermal/mediatek,lvts-thermal.yaml b/Documentation/devicetree/bindings/thermal/mediatek,lvts-thermal.yaml > > new file mode 100644 > > index 000000000000..31d9e220513a > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/thermal/mediatek,lvts-thermal.yaml > > @@ -0,0 +1,152 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/thermal/mediatek,lvts-thermal.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: MediaTek SoC LVTS thermal controller > > + > > +maintainers: > > + - Yu-Chia Chang > > + - Ben Tseng > > + > > +description: | > > + LVTS (Low Voltage Thermal Sensor). > > + The architecture will be first used on mt8192 and mt8195. > > + > > +properties: > > + compatible: > > + enum: > > + - mediatek,mt8192-lvts-ap > > + - mediatek,mt8192-lvts-mcu > > + - mediatek,mt8195-lvts-ap > > + - mediatek,mt8195-lvts-mcu > > + > > + "#thermal-sensor-cells": > > + const: 1 > > + > > + reg: > > + maxItems: 1 > > + description: LVTS instance registers. > > + > > + interrupts: > > + maxItems: 1 > > + description: LVTS instance interrupts. > > + > > + clocks: > > + maxItems: 1 > > + description: LVTS instance clock. > > Skip all these three descriptions. They are obvious. > > > + > > + resets: > > + maxItems: 1 > > + description: | > > + LVTS instance SW reset for HW AP/MCU domain to clean temporary data > > + on HW initialization/resume. > > + > > + nvmem-cells: > > + minItems: 1 > > + maxItems: 2 > > + description: Calibration efuse data for LVTS > > + > > + nvmem-cell-names: > > + minItems: 1 > > + maxItems: 2 > > + description: Calibration efuse cell names for LVTS > > + > > +allOf: > > + - $ref: thermal-sensor.yaml# > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8192-lvts-ap > > + - mediatek,mt8192-lvts-mcu > > + then: > > + properties: > > + nvmem-cells: > > + items: > > + - description: Calibration efuse data for LVTS > > + > > + nvmem-cell-names: > > + items: > > + - const: lvts_calib_data1 > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + enum: > > + - mediatek,mt8195-lvts-ap > > + - mediatek,mt8195-lvts-mcu > > + then: > > + properties: > > + nvmem-cells: > > + items: > > + - description: Calibration efuse data 1 for LVTS > > + - description: Calibration efuse data 2 for LVTS > > + > > + nvmem-cell-names: > > + items: > > + - const: lvts_calib_data1 > > + - const: lvts_calib_data2 > > + > > +required: > > + - compatible > > + - '#thermal-sensor-cells' > > Use consistent quotes: either ' or " > > > + - reg > > + - interrupts > > + - clocks > > + - resets > > + - nvmem-cells > > + - nvmem-cell-names > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include > > + #include > > + #include > > + > > + soc { > > + #address-cells = <2>; > > + #size-cells = <2>; > > + > > + lvts_ap: thermal-sensor@1100b000 { > > + compatible = "mediatek,mt8192-lvts-ap"; > > + #thermal-sensor-cells = <1>; > > + reg = <0 0x1100b000 0 0x1000>; > > Convention is: compatible, then reg, then the rest of properties > > > + interrupts = ; > > + clocks = <&infracfg CLK_INFRA_THERM>; > > + resets = <&infracfg MT8192_INFRA_RST0_THERM_CTRL_SWRST>; > > + nvmem-cells = <&lvts_e_data1>; > > + nvmem-cell-names = "lvts_calib_data1"; > > + }; > > + > > + lvts_mcu: thermal-sensor@11278000 { > > + compatible = "mediatek,mt8192-lvts-mcu"; > > + #thermal-sensor-cells = <1>; > > + reg = <0 0x11278000 0 0x1000>; > > + interrupts = ; > > + clocks = <&infracfg CLK_INFRA_THERM>; > > + resets = <&infracfg MT8192_INFRA_RST4_THERM_CTRL_MCU_SWRST>; > > + nvmem-cells = <&lvts_e_data1>; > > + nvmem-cell-names = "lvts_calib_data1"; > > + }; > > + }; > > This part is the same as previous, so just skip it or replace with an > example which is different somehow. > > Best regards, > Krzysztof