Received: by 2002:a05:6358:4e97:b0:b3:742d:4702 with SMTP id ce23csp846831rwb; Thu, 18 Aug 2022 13:24:22 -0700 (PDT) X-Google-Smtp-Source: AA6agR7DZgAKpM6lFCZLfq7xtYVWxltAlfH1akasJJdBiT8+wtkN2HrCwHjKH6Zij7N2IQLUiCv8 X-Received: by 2002:a05:6402:348f:b0:43d:e568:97bd with SMTP id v15-20020a056402348f00b0043de56897bdmr3409031edc.279.1660854262223; Thu, 18 Aug 2022 13:24:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660854262; cv=none; d=google.com; s=arc-20160816; b=ASAYeDGhBkvimC7Lu86SrEfLlCKSfdqZnYN+bfTMBREJAX0rcF6SP0jJ58/YxK3Hfu XuDOwMyqZYg9P0GTBhnwEIa/65gy681+gWdt/zsFHlgUXgWaZ6DsgyVxdvh84cpmx2UG +jptp/0L6ErM+KsE/BQlhYga51g0PmzuZ27me9hGI4qBuRmNn/9ZSeg3VFBgWka97GH7 oIXAhTg29NOFgricaK9/IjihurRNPvZzcOf62UnX7iFOPEMioRq102Z33mg76qxVl/D6 bU85AZ2gcEjGxY5cqgIszGOHLdC9B9A3SRSsbi1o4HJrplTXwVDlYPH2vNeLZ1sIK8VG +Kwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=3h1aiXrphk5T2rqN3UBCgmzr+FGo6Il6A5/GglCrd1c=; b=PW0vCUZwyT0wWqIb8sQVWId8S7Mk9ZPWWuKNpCdbSz8+zcGm+M87yQJp9uTSDvInXh bQun1hQKSDEifW61nDhgT5vLMZERNhfHA9V7FoY4ExUE/K+HqxNlXfzJ00Omf5B+9EPB xOOBUK18J2RudTMwTuOjWBFOvXUKukeV3OlpLd9Jlp1cfz4aB40krsmKieoo6mUJyVLh azsHz0XO+1Ui+mgAhMCX5m1Go+RCXdFghccCfz/kopzX1eCbd+XdfNKneGtWm+2Jrmfb jl8m1lwAV4qg81S9JmBcQ9j55YRAIDEcAmm6ylzWY8U8Zf/Q8UZJ8L+yIaGeM01LMS20 X4wg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="L9Kg/BBI"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gn31-20020a1709070d1f00b007396bf19f7esi2059351ejc.674.2022.08.18.13.23.56; Thu, 18 Aug 2022 13:24:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="L9Kg/BBI"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345628AbiHRUTq (ORCPT + 99 others); Thu, 18 Aug 2022 16:19:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60584 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345584AbiHRUTb (ORCPT ); Thu, 18 Aug 2022 16:19:31 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C78B1BFA81; Thu, 18 Aug 2022 13:19:30 -0700 (PDT) Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id 27IJOfkF002577; Thu, 18 Aug 2022 20:19:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=3h1aiXrphk5T2rqN3UBCgmzr+FGo6Il6A5/GglCrd1c=; b=L9Kg/BBIad56nYOisCJ1hTKIgILQ0XQqXale5FSphsCo4xj1MVFe5+INgaQT/9Z41Yaw fmjWp6oIgS7TyKQ5KTBJ741yGJqPKppTG1YeloUu7oATLy4O9x0K4+OTjxAF/JVTQVBw /S3mGsoyzHxZYhf9rORAUyGmFzv6Y69JoavES4JEpZGlSL0d9IecqeCcFWjL0iNmj3Xg E6sATdt3GTq2LVHh0BjvSRoaUu69HJQGPMpun0o0d2kzCMCwI2spETtMA8llLnStYYv1 hd5cCayTNYewpuOJASq6bRnx4QAVE3bE4qqYcMsYsBznx2FdC5J38eT3Oh9oG4wdr5Ug Hg== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3j1rvb0t10-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Aug 2022 20:19:24 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 27IKJO1k019954 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Aug 2022 20:19:24 GMT Received: from hyd-lnxbld559.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Thu, 18 Aug 2022 13:19:19 -0700 From: Akhil P Oommen To: freedreno , , , Rob Clark , Bjorn Andersson , "Stephen Boyd" , Dmitry Baryshkov CC: Douglas Anderson , , Akhil P Oommen , Andy Gross , Konrad Dybcio , Krzysztof Kozlowski , Rob Herring , , Subject: [PATCH v3 5/5] arm64: dts: qcom: sc7280: Add Reset support for gpu Date: Fri, 19 Aug 2022 01:48:39 +0530 Message-ID: <20220819014758.v3.5.I6a1fca5d53c886c05ea3e24cd4282d31c9c0cd0b@changeid> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1660853919-987-1-git-send-email-quic_akhilpo@quicinc.com> References: <1660853919-987-1-git-send-email-quic_akhilpo@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: gDIMd5hGg-IZh9_htlmcyVJwAsyEcrME X-Proofpoint-GUID: gDIMd5hGg-IZh9_htlmcyVJwAsyEcrME X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.895,Hydra:6.0.517,FMLib:17.11.122.1 definitions=2022-08-18_14,2022-08-18_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 priorityscore=1501 phishscore=0 adultscore=0 bulkscore=0 spamscore=0 mlxlogscore=999 impostorscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2207270000 definitions=main-2208180074 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for Reset using GPUCC driver for GPU. This helps to ensure that GPU state is reset by making sure that CX head switch is collapsed. Signed-off-by: Akhil P Oommen --- (no changes since v1) arch/arm64/boot/dts/qcom/sc7280.dtsi | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index e66fc67..f5257d6 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -2243,6 +2243,9 @@ nvmem-cells = <&gpu_speed_bin>; nvmem-cell-names = "speed_bin"; + resets = <&gpucc GPU_CX_COLLAPSE>; + reset-names = "cx_collapse"; + gpu_opp_table: opp-table { compatible = "operating-points-v2"; -- 2.7.4