Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Cc:     p.zabel@pengutronix.de, airlied@linux.ie, daniel@ffwll.ch,
        robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com,
        maarten.lankhorst@linux.intel.com, mripard@kernel.org,
        tzimmermann@suse.de, guido.gunther@puri.sm,
        marcel.ziswiler@toradex.com, laurentiu.palcu@oss.nxp.com,
        Rob Herring <robh@kernel.org>
Subject: [PATCH v11 3/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPR channel binding
Date:   Mon, 22 Aug 2022 16:07:53 +0800
Message-Id: <20220822080756.37400-4-victor.liu@nxp.com>
In-Reply-To: <20220822080756.37400-1-victor.liu@nxp.com>
References: <20220822080756.37400-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?QplUexHayuMoJZh1EJJYlsBvudiHi1ktyUWBU3V0aOD1DN2BsAOl5UCjvYI4?=
 =?us-ascii?Q?sDLLhAb+RPIyzICIdu/fARzaSGJtvFNW0swtl1ir2apbPRQYTpp6wKLMqQVf?=
 =?us-ascii?Q?5aSJeGLTagQS1NthCgQppetngXbp/W6O8jCBZ0HwJNRRT6/CWlZeykbfXbRw?=
 =?us-ascii?Q?lwR6Mq6mSu/vfdd+oGWTLNZCp+couPrvQL9vojrAB5d0Sq9JEBbNsn628CmZ?=
 =?us-ascii?Q?OXTAwnrSo/CqM8qx6WwlcEZcmH5aqraYOjngJnv1FqublFyb+dZZFzPWjDxO?=
 =?us-ascii?Q?M0yJPCyBzXr8Y3esp7cuQgeEcdfHKP86qztQgxc+f+m+T8kzMRWM964irhUQ?=
 =?us-ascii?Q?oB/MtLZuK7ComJpcDFZx/CMBpP4MvweHQ4iXkwZmF/7W5G1je1391j/YhWp9?=
 =?us-ascii?Q?Ua2Oi/tlxDpO1X5IOYhu+iMdgLogkPFBbtwsmcPFcrjeJ8Lwp0X7zNRKJPZw?=
 =?us-ascii?Q?5UQ9e3nZ9ac9E+eu17Yw+nD1sE1nEQxUKQQRd+s60OJqBs70pRezLJDVqHiT?=
 =?us-ascii?Q?83NYyCgeSrnqd1k1QLy6RptbTgY8Et0kF6EmgNLalTpOqFrM238HdCcQM+XF?=
 =?us-ascii?Q?3kI1ey1R1OHzRBfc8omu5fV9504Yh2x51F9Du8356eXn2phSutOpJ6dK943i?=
 =?us-ascii?Q?9T4Fk0Y2mZhP1eV2YyRwlNoSymddZw6ts8PLII76kY7KHL4Y0ScN/WHBVVk5?=
 =?us-ascii?Q?FzSsHD/yONOxQ9/QAkW3VF1mnkzmUMb7+bRhkydAJIfsXOSpwR3hVg5SkQWC?=
 =?us-ascii?Q?H5ZlSejiZ2GJoylMl8IjlqvfWld9s7sy++GacARp7iHhCN6hTy6iewmbU7m0?=
 =?us-ascii?Q?KDQg641MfLuXnfT4sZ74wKQeoXdj64KGQVzAQDLnkESX/3jKxhdvk+gBhywx?=
 =?us-ascii?Q?EZDu/DUljEKAPy9sQ46Zq5o8ICHv2DnB2D8wiGZKG+wC8R+dRewylqwCtk+g?=
 =?us-ascii?Q?a5A19y5zJtzxMWOnn0nhJZ4l0jxy7ekOVnc8fPVcnz/MjKSdEkO5cd36jPBz?=
 =?us-ascii?Q?0PBC97sowYZxl0Ir8t2C1oa4jI9Poan87Qh7MIqP3djRiAp1sqwMw5C9KOsn?=
 =?us-ascii?Q?q3RCt0509aIiXBXCJH8+H6JfGeNgKzVTh1imXABcA3P+V4VdDHByK3OFqlIp?=
 =?us-ascii?Q?XJq/Fv57v3GtyhruS2EUUHmgLI78dFB6oHtnphX1pGRdZ4kPlMOE31tC4pEY?=
 =?us-ascii?Q?5dAzkzm63MDGFmYRUn7eFARdeBgJ3mk24UOOIhUrnrc+8BvoACYsVd/51TZA?=
 =?us-ascii?Q?n7NQ0g9ME5aBr0c4vFMoFruoOdx4k+L7hq/m1Q+M4ne5s6KOp+NefUQH99/l?=
 =?us-ascii?Q?f0RcoSdL6VR7ch9KnoN5+xcJg8XZ/SX4xr8P27TrbJ1KEz7G1LmOHf82jhH3?=
 =?us-ascii?Q?KFONhvWMcyxPbHWoZYfuezS8G/zaWvlM2gieYmA1Ud65/hoBd1NPaIU6mKW1?=
 =?us-ascii?Q?RpSu+6hrr90/3O2DpaVAe3jg/C5+PIi7ZB3loUHM8cNWItXe9he4BFIR+Ys4?=
 =?us-ascii?Q?/Vllr5Xa0oatg4+3VBFlqv7GifS2dY510VsdaPmFnhUpAxfFnDyycX16PUCj?=
 =?us-ascii?Q?IXFqUu/BUVpMYfbEzs6QimsiqVV2/iVIAeq5zSUO?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 767f3215-f286-4c92-180a-08da84154c1e
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Aug 2022 08:07:03.5535
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: DgJHHBG0hLeqjwPsbUVV+vv5/n3dljVj0Pl5tbr+jlSggd3SrMIYSlTQH44yIOtNqxhg7q8cg4fSSVZhy1m8ag==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB4865
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch adds bindings for i.MX8qxp/qm Display Prefetch Resolve Channel.

Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v10->v11:
* No change.

v9->v10:
* Add Rob's R-b tag.

v8->v9:
* Reference 'interrupts-extended' schema instead of 'interrupts' to require
  an additional interrupt(r_rtram_stall) because the reference manual does
  mention it, though the driver doesn't get/use it for now.
  Reference 'interrupt-names' schema to define the two interrupt names -
  'dpr_wrap' and 'r_rtram_stall'.
* Drop Rob's R-b tag, as review is needed.

v7->v8:
* No change.

v6->v7:
* No change.

v5->v6:
* No change.

v4->v5:
* No change.

v3->v4:
* Improve compatible property by using enum instead of oneOf+const. (Rob)
* Add Rob's R-b tag.

v2->v3:
* No change.

v1->v2:
* Use new dt binding way to add clocks in the example.

 .../display/imx/fsl,imx8qxp-dprc.yaml         | 100 ++++++++++++++++++
 1 file changed, 100 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml

diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
new file mode 100644
index 000000000000..bd94254c1288
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dprc.yaml
@@ -0,0 +1,100 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dprc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qm/qxp Display Prefetch Resolve Channel
+
+maintainers:
+  - Liu Ying <victor.liu@nxp.com>
+
+description: |
+  The i.MX8qm/qxp Display Prefetch Resolve Channel(DPRC) is an engine which
+  fetches display data before the display pipeline needs the data to drive
+  pixels in the active display region.  This data is transformed, or resolved,
+  from a variety of tiled buffer formats into linear format, if needed.
+  The DPR works with a double bank memory structure.  This memory structure is
+  implemented in the Resolve Tile Memory(RTRAM) and the banks are referred to
+  as A and B.  Each bank is either 4 or 8 lines high depending on the source
+  frame buffer format.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8qxp-dpr-channel
+      - fsl,imx8qm-dpr-channel
+
+  reg:
+    maxItems: 1
+
+  interrupts-extended:
+    items:
+      - description: DPR wrap interrupt
+      - description: |
+          'r_rtram_stall' interrupt which indicates relevant i.MX8qm/qxp
+          Prefetch Resolve Gasket(PRG) or PRGs are forcing an underflow
+          condition in the RTRAM.
+
+  interrupt-names:
+    items:
+      - const: dpr_wrap
+      - const: r_rtram_stall
+
+  clocks:
+    items:
+      - description: apb clock
+      - description: b clock
+      - description: rtram clock
+
+  clock-names:
+    items:
+      - const: apb
+      - const: b
+      - const: rtram
+
+  fsl,sc-resource:
+    $ref: /schemas/types.yaml#/definitions/uint32
+    description: The SCU resource ID associated with this DPRC instance.
+
+  fsl,prgs:
+    $ref: /schemas/types.yaml#/definitions/phandle-array
+    description: |
+      List of phandle which points to PRG or PRGs associated with
+      this DPRC instance.
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - interrupts-extended
+  - interrupt-names
+  - clocks
+  - clock-names
+  - fsl,sc-resource
+  - fsl,prgs
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8-lpcg.h>
+    #include <dt-bindings/firmware/imx/rsrc.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    dpr-channel@56100000 {
+        compatible = "fsl,imx8qxp-dpr-channel";
+        reg = <0x56100000 0x10000>;
+        interrupts-extended = <&gic GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
+                              <&dc0_irqsteer 324>;
+        interrupt-names = "dpr_wrap", "r_rtram_stall";
+        clocks = <&dc0_dpr1_lpcg IMX_LPCG_CLK_4>,
+                 <&dc0_dpr1_lpcg IMX_LPCG_CLK_5>,
+                 <&dc0_rtram1_lpcg IMX_LPCG_CLK_0>;
+        clock-names = "apb", "b", "rtram";
+        fsl,sc-resource = <IMX_SC_R_DC_0_VIDEO0>;
+        fsl,prgs = <&dc0_prg4>, <&dc0_prg5>;
+        power-domains = <&pd IMX_SC_R_DC_0>;
+    };
-- 
2.37.1