Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   "Khandelwal, Rajat" <rajat.khandelwal@intel.com>
To:     "Lee, Shawn C" <shawn.c.lee@intel.com>,
        "heikki.krogerus@linux.intel.com" <heikki.krogerus@linux.intel.com>,
        Greg KH <gregkh@linuxfoundation.org>
CC:     "linux-usb@vger.kernel.org" <linux-usb@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: RE: [PATCH] Enter safe mode only when pins need to be reconfigured
Thread-Topic: [PATCH] Enter safe mode only when pins need to be reconfigured
Thread-Index: AQHYtelA4IPzLtluIEe/qp4RNZSZMK28cDlg
Date:   Tue, 23 Aug 2022 12:45:41 +0000
Message-ID: <CO1PR11MB483551294EC9A0E1FF2C2BFF96709@CO1PR11MB4835.namprd11.prod.outlook.com>
References: <20220822054019.GA32363@abhijeet-NUC11PAHi5>
In-Reply-To: <20220822054019.GA32363@abhijeet-NUC11PAHi5>
Accept-Language: en-US
Content-Language: en-US
dlp-version: 11.6.500.17
dlp-product: dlpe-windows
dlp-reaction: no-action
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?1cDS8gw9+soorrWlpQMpQ9XQxNnEna4F06ar7tbnXnthxtgtIxQG5L8VjvvK?=
 =?us-ascii?Q?71TuOoms2QHwW/dVSg9sRZY9gcaGhQA+OR/xOUhJ+GrW6WOV4ji59i5fFs9z?=
 =?us-ascii?Q?5MvdtS7mQrlXzC3mHNoaSS7axbVwMBSqMLIjH5JLvIG2UBy5IsYMWl+ei2kG?=
 =?us-ascii?Q?/FOHEdPz7UYZ0MlMldn2nkSnltpSb/A9SasFBu8lwK1NIAZ3+xhqhIklXJqZ?=
 =?us-ascii?Q?my7TlBpj4Imetp0PxtYPiW/pqbwYIXtnNGich+8X0+OfUjHHeHVnjDXg0yMX?=
 =?us-ascii?Q?/3MzcIiDT1kSKn572u8MTA4Nv5oL9O/9ecisabvnd5durifrfn9yl7saX9sF?=
 =?us-ascii?Q?kuR/fU2GS9bfg8B4KGe7dBuOAke2azKOkOuZNrKBSWIgMQ0A77La8qCTquSX?=
 =?us-ascii?Q?dv7/BqMV0ulL7jmp1KTalntRiFffh2cioM+5SlGWZZYlGvXuZlHXk9g+W+WM?=
 =?us-ascii?Q?jo95bqZkFAc/36f9O7TJHA0nep4KdOz8ghfTRduOr8L4Rs37pRpta/oZjeTS?=
 =?us-ascii?Q?Gw9HoxVyZgwo2ADMD2nJyLkQxLqAINOwEZq8U+roQCDXDd9pavJNpAuxC0gn?=
 =?us-ascii?Q?RODbQZFimQnte+11BHMJdsRWU7tggEX8woHwB9Yca+H6uUNjx89E/Dmp7wLk?=
 =?us-ascii?Q?w+OoFgsRs3SKi3n9TD6XS/71cZjaIy2TzaX66SpyxtRIpVzNV2TPqFVEhazS?=
 =?us-ascii?Q?Q+LGhNy8t4zcrY3rz/gun01gSK/zZ6LJ/wh6WtBLaAhtdrTYnazfWNwWhZQC?=
 =?us-ascii?Q?bIbbEnJkuGlFPf/Lz7gRhQFoDe8pnDYTfbeVtsNKszgmH4cDl9IPxBhWdZ1K?=
 =?us-ascii?Q?BKYwNf3loXMB4UUhv5g9Wuyk4Tc5INodl7FpnqMV/dVUq0VdfZ2sXzUoklTh?=
 =?us-ascii?Q?loOHPVrHq7LawGZetkpU9vfw2DWdFMChYTauFzLwhTzv5gaAjlCRfgtjr5IR?=
 =?us-ascii?Q?GKUKwXCOKKkykvI7C97/8IfI1+PDlJiDlnvkkkv4mI1vpWWk52IsMz7O8YO0?=
 =?us-ascii?Q?tVvyI65Bq5YCyQnUGz4CFaJkdjI4wMfIsc8j+HxdBF2yFjn+ivwwEn+noVAo?=
 =?us-ascii?Q?ppVzZopAyfd4ZXYcEdlEG/uFQs2/1GUpm3GwYv8inalDpoSBehWHdMm6f1XS?=
 =?us-ascii?Q?lxOfIpl8vz1GrkXllLnbgjPLTsXppMHqnQiapO6K6OyDISh9hb2oXZdxgXow?=
 =?us-ascii?Q?HidMBM82FDI0uE8B1JOyXwU47Rr4WblRmQOYyxZJAOdaM6G0T4mZUpHvx4vD?=
 =?us-ascii?Q?4itLWpQCllDTv5oli7wQSuRGPREIeHGXw1ftpy7w7Zc/S88A/Q6+biW25H5k?=
 =?us-ascii?Q?5Y+MBVQpKmHSjIIC+PwjEjB5MQYmsTzDqVb87PPTWoJ6ZwQUwNLQYWGMUwc8?=
 =?us-ascii?Q?jpEgHOKQKJoYMIqk8VNrKufD2ToxtwxzzpNE/ZmeSf7bqikVuiYTNAGh4Ku0?=
 =?us-ascii?Q?ENcjgeaTuiDZakOOmNANQTx1Ox9VwZ6OsQLvs8z0Y252iIKDzD91JsRqzTJO?=
 =?us-ascii?Q?cGWKoNsyx8oEPTSwdzS6GcRYCeb8Qtmdflta6qfBJ/7/lY+dTl/jFbj94PkN?=
 =?us-ascii?Q?/deZ4Lf3W1WB3osaTEeL3bFDX2VETEb6YRz1JFEbzQHijJzz9wAhihuwxRKY?=
 =?us-ascii?Q?kQ=3D=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: CO1PR11MB4835.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 05a4174f-4304-45f8-4cd8-08da850563b1
X-MS-Exchange-CrossTenant-originalarrivaltime: 23 Aug 2022 12:45:42.0084
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: evb7llSX2b/YFL+GbM/WOfUbzFjVgzW5uTKmvd3o+auS2Iz6kWbrjSgRL5BvS7kyyxBfA7MxB591Okz9CtG8jpGj81a378DHJDQqD1wrJxI=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN8PR11MB3570
X-OriginatorOrg: intel.com
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,
        SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

+Forgot to add Greg

-----Original Message-----
From: Lee, Shawn C <shawn.c.lee@intel.com>=20
Sent: Monday, August 22, 2022 11:10 AM
To: heikki.krogerus@linux.intel.com
Cc: linux-usb@vger.kernel.org; linux-kernel@vger.kernel.org; Khandelwal, Ra=
jat <rajat.khandelwal@intel.com>; Lee, Shawn C <shawn.c.lee@intel.com>
Subject: [PATCH] Enter safe mode only when pins need to be reconfigured

There is no point to enter safe mode during DP/TBT configuration
if the DP/TBT was already configured in mux. This is because safe
mode is only applicable when there is a need to reconfigure the
pins in order to avoid damage within/to port partner.

1. if HPD interrupt arrives and DP mode was already configured,
safe mode is entered again which is not desired.
2. in chrome systems, IOM/mux is already configured before OS
comes up. Thus, when driver is probed, it blindly enters safe
mode due to PD negotiations but only after gfx driver lowers
dp_phy_ownership, will the IOM complete safe mode and send
ack to PMC.
Since, that never happens, we see IPC timeout.

Hence, allow safe mode only when pin reconfiguration is not
required, which makes sense.

Signed-off-by: Rajat Khandelwal <rajat.khandelwal@intel.com>
Signed-off-by: Lee Shawn C <shawn.c.lee@intel.com>

---
 drivers/usb/typec/mux/intel_pmc_mux.c | 26 +++++++++++++++++++++++++-
 1 file changed, 25 insertions(+), 1 deletion(-)

diff --git a/drivers/usb/typec/mux/intel_pmc_mux.c b/drivers/usb/typec/mux/=
intel_pmc_mux.c
index d238913e996a..4bf84466d1ff 100644
--- a/drivers/usb/typec/mux/intel_pmc_mux.c
+++ b/drivers/usb/typec/mux/intel_pmc_mux.c
@@ -432,6 +432,25 @@ static int pmc_usb_connect(struct pmc_usb_port *port, =
enum usb_role role)
 	return pmc_usb_command(port, msg, sizeof(msg));
 }
=20
+static bool
+pmc_usb_mux_allow_to_enter_safe_mode(struct pmc_usb_port *port,
+				      struct typec_mux_state *state)
+{
+	if ((IOM_PORT_ACTIVITY_IS(port->iom_status, DP) ||
+	     IOM_PORT_ACTIVITY_IS(port->iom_status, DP_MFD)) &&
+	     state->alt &&
+	     state->alt->svid =3D=3D USB_TYPEC_DP_SID)
+		return false;
+
+	if ((IOM_PORT_ACTIVITY_IS(port->iom_status, TBT) ||
+	     IOM_PORT_ACTIVITY_IS(port->iom_status, ALT_MODE_TBT_USB)) &&
+	     state->alt &&
+	     state->alt->svid =3D=3D USB_TYPEC_TBT_SID)
+		return false;
+
+	return true;
+}
+
 static int
 pmc_usb_mux_set(struct typec_mux *mux, struct typec_mux_state *state)
 {
@@ -442,8 +461,13 @@ pmc_usb_mux_set(struct typec_mux *mux, struct typec_mu=
x_state *state)
 	if (port->orientation =3D=3D TYPEC_ORIENTATION_NONE || port->role =3D=3D =
USB_ROLE_NONE)
 		return 0;
=20
-	if (state->mode =3D=3D TYPEC_STATE_SAFE)
+	if (state->mode =3D=3D TYPEC_STATE_SAFE) {
+		if (!pmc_usb_mux_allow_to_enter_safe_mode(port, state))
+			return 0;
+
 		return pmc_usb_mux_safe_state(port);
+	}
+
 	if (state->mode =3D=3D TYPEC_STATE_USB)
 		return pmc_usb_connect(port, port->role);
=20
--=20
2.31.1