Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp285297rwe; Wed, 24 Aug 2022 00:28:59 -0700 (PDT) X-Google-Smtp-Source: AA6agR4k0v6lIJJp7h6fSdn07isk9eIyRXh5bE60ap9oiwcdEvk5gzecLyq+YiqjFQk1TXk9/usF X-Received: by 2002:a63:e618:0:b0:42a:dcd6:25e0 with SMTP id g24-20020a63e618000000b0042adcd625e0mr6929455pgh.379.1661326139494; Wed, 24 Aug 2022 00:28:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661326139; cv=none; d=google.com; s=arc-20160816; b=zblSX5rYAVXCoJihY/U0L4pYRhPgR1GKx4CpTNF05qR5AYbsy6K4uFKnrLvYkLgovI XFxd/QOam8d/lctksM0Xk1gzuQ+xPVh5ce9FRmS6cL4xtDmwXd3i49l7yhqD3rqmTpUO ykWdoCS8FHeLePNUftYgazn5Ra1MIEYHev9YUnEvYzcl85b8GeN0qz/sC8QNm3StBCPQ RJiYW+sBn2mXQpzMjtgB6yBqyKNnCzqlZzZXpfcqsx42tFCm/c6iHrIrD1KAYBrp0P7+ KnWsNTGBwmc72UkgNQ1K20c9bGpJyPuGjU+VduLaOXPsoDs76SGA4QFD9K3qPQj1xp0T Jh4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=o9hmyaXTmLbwhWyi17uFSEVgFVodH5WaeSfMwAog+0s=; b=JDVDE0ok6Fia2Wo2biC9WcvgbM+kKbAM4VLSa4rNx2TgOXtEi/ZYe7OtK4CvVmrBTm b99PYQQxAt6o+dJfIk7uTUAw/AU/d4iuOVa8/TJ5fOagcXnmg8qKmJIREXNY0sMeGlGm qp6YRCsO8PdEvpc3nLFdTOSOdprW2D5/3R5vcMRKJdY6iGaXfnq+huzwGDgSKhYO/ZXA HwLR2XjJqqI9h9it6zyqBxTjJ+Bqpc+rZyeRh+k91TTUIL0TIu8TApAh181/wyoduvwa cHbYHl8FDEKBr2jFjAGI+SkW71Rkphkbdz2hVnvZ3HPSclUOiKTwhHsOQx+5jgHJ1OAB gWUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=RidzpIP+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id jc22-20020a17090325d600b00172c8b5df29si9547613plb.350.2022.08.24.00.28.47; Wed, 24 Aug 2022 00:28:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=RidzpIP+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235341AbiHXHIv (ORCPT + 99 others); Wed, 24 Aug 2022 03:08:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234895AbiHXHIn (ORCPT ); Wed, 24 Aug 2022 03:08:43 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7D3EE93220; Wed, 24 Aug 2022 00:08:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1661324922; x=1692860922; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=81PIQ4oU2nHHaT+a+f2peD1/PAaHzqplOIRgk1gmyjA=; b=RidzpIP+pl5YeM0lKk4M04yH4JZZbjMtHAehpRvRuCEeWTeJtTD8P5Bk PSxG5FQp5Z6rrk1vlB7jQgKCqTljznnT0ajLMyhKByvql6dF2QxcFE3Rn AkIx69GgXJbByAFqBS3RNckTqlZwnhiXYt4aQtNISPSGj4bYXYOdkz4F/ 7wsSOfVzKulNM5Ci5sk/zvQ4FtOHZCwde70MQDNbRUdbeFBSS2LkuEtUg OYG5gq9NiAni44KYLNxLDv6w+a4QQzknfrIZhA23h+YUasxCqwy2ZpRHn Y/BH+RXnDMKaHfcCbyru8haJtr86MibV2R4n9wEOq1yoveCrMa0kPEG0T A==; X-IronPort-AV: E=Sophos;i="5.93,260,1654585200"; d="scan'208";a="173867262" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 24 Aug 2022 00:08:41 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Wed, 24 Aug 2022 00:08:41 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Wed, 24 Aug 2022 00:08:39 -0700 From: Conor Dooley To: Jassi Brar , Rob Herring , Krzysztof Kozlowski CC: Conor Dooley , Daire McNamara , , , , "Krzysztof Kozlowski" Subject: [PATCH v2 1/3] dt-bindings: mailbox: fix the mpfs' reg property Date: Wed, 24 Aug 2022 08:08:10 +0100 Message-ID: <20220824070810.52219-2-conor.dooley@microchip.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220824070810.52219-1-conor.dooley@microchip.com> References: <20220824070810.52219-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The "data" region of the PolarFire SoC's system controller mailbox is not one continuous register space - the system controller's QSPI sits between the control and data registers. Split the "data" reg into two parts: "data" & "control". Fixes: 213556235526 ("dt-bindings: soc/microchip: update syscontroller compatibles") Fixes: ed9543d6f2c4 ("dt-bindings: add bindings for polarfire soc mailbox") Reviewed-by: Krzysztof Kozlowski Signed-off-by: Conor Dooley --- .../bindings/mailbox/microchip,mpfs-mailbox.yaml | 15 +++++++++++---- 1 file changed, 11 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml b/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml index 082d397d3e89..935937c67133 100644 --- a/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml +++ b/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml @@ -14,9 +14,15 @@ properties: const: microchip,mpfs-mailbox reg: - items: - - description: mailbox data registers - - description: mailbox interrupt registers + oneOf: + - items: + - description: mailbox control & data registers + - description: mailbox interrupt registers + deprecated: true + - items: + - description: mailbox control registers + - description: mailbox interrupt registers + - description: mailbox data registers interrupts: maxItems: 1 @@ -39,7 +45,8 @@ examples: #size-cells = <2>; mbox: mailbox@37020000 { compatible = "microchip,mpfs-mailbox"; - reg = <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318c 0x0 0x40>; + reg = <0x0 0x37020000 0x0 0x58>, <0x0 0x2000318C 0x0 0x40>, + <0x0 0x37020800 0x0 0x100>; interrupt-parent = <&L1>; interrupts = <96>; #mbox-cells = <1>; -- 2.36.1