Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp438031rwe; Wed, 24 Aug 2022 03:46:49 -0700 (PDT) X-Google-Smtp-Source: AA6agR5iNwkMq/TOOywAeRj4zbu9Zghvr7yeA+a5CBg3oUs5pG6V6oZSWfCa0XlOnFcl74dWnDp7 X-Received: by 2002:a17:90b:1e08:b0:1f5:3874:492e with SMTP id pg8-20020a17090b1e0800b001f53874492emr7738641pjb.82.1661338008873; Wed, 24 Aug 2022 03:46:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661338008; cv=none; d=google.com; s=arc-20160816; b=ouCl7XmGiO1vUlxUOrP/OU7BPxNQV68UT/0Dt+Z6IlP8CmZybq41vVXaUctDQETKNU 8dwKi94jVALiDl29DWPg1Vt+4FAJY9Xmo40XhbG3tQmPA8nezTVUsc6RPIC500V6lN+e CK48bOE71kLz2CeOKzEI7PGGiDHdFfRzzcTkn87qL+oI1yuEn8Y/D/iWxCcy0AxVeggG mzrzcg5VkzADJbd3Vfponye3VB/rzvm1ZVp3qJ7u60nwmzBjXBNEazBw3mO1w9jHzJtu WeYfDKyecQKqurBdpKeiqyn+altwT2caicxoreEmcTOZ+2JVvn0Nn+62O9yTOHUAWWhJ pi0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+bgCTnGLO80zLn5pKZiWdX/V5zTz497jUqF+cyjA6Qw=; b=LMmMn1PYydELBjZfWpP8n4+Dh/R3x42BWiiM0MQJYRv63dCwNLXEgKD2K7Xm9/vbw9 yANJOmoNOaIt775JXHyob73EsiuBXYeC9/vgwXwEu7zwhS+aWxah9nU1Kbhhs92TNer0 6uVSpWy8q4mdkBkFAGiFP5w8T7lwuLik/N/2o352EMsfjahBQzwJn4yFP1eGz0H6Sp8P qB4sN0R28dH2Hronq6atM9BZ02N16yfaQU+xXOQZkeZ8ztG4UMQwiFlqysLKrZEU10Zq NxNiMxGRXuWqk5Thv0mMSqv4ovQjrMJUp4iTdNK2mFVcxJ/x1ENlU8/nt7eFtIxFy9ta +y4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=kAi7jzPA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s15-20020a056a00178f00b0052ce1c44bfesi19801560pfg.318.2022.08.24.03.46.37; Wed, 24 Aug 2022 03:46:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=kAi7jzPA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236890AbiHXKkR (ORCPT + 99 others); Wed, 24 Aug 2022 06:40:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57448 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236679AbiHXKkK (ORCPT ); Wed, 24 Aug 2022 06:40:10 -0400 Received: from smtp1.axis.com (smtp1.axis.com [195.60.68.17]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D078D80F49; Wed, 24 Aug 2022 03:40:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; q=dns/txt; s=axis-central1; t=1661337609; x=1692873609; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+bgCTnGLO80zLn5pKZiWdX/V5zTz497jUqF+cyjA6Qw=; b=kAi7jzPA6+g0qOBTy7lJwGcSx+QbJ5fx49Z+OyShIwNm9N485LD6z0Tc HxYyc0S7zaSzHnHf6z1IvTvkbxoyV+ApMPLTVQ+jZ9/qmHKKGOLKNNcJa LI6UFfh3+XHE8Hhznbebz+j7pVfkfvxv0js4Qi+kzbEulVjqj3FeGfZHS 2OVbdhsr7gFTawJ0fn5Olrl85cPLmWPTnpbP2L+zVomhwB/68g58A3K2d Erc6Jr1oOiHmfkDlNw1+wCqn0iOBY+2k17Ulg9ezk/3UONqEKyot0KH2P KckPVPLb5S5HOFXcRl2bLVbB0dDZkAOX63aY8tdjxKogh3pziNMHkqEK6 A==; From: Vincent Whitchurch To: CC: , , , Vincent Whitchurch , , Subject: [PATCH 2/2] iio: adc: mcp320x: add triggered buffer support Date: Wed, 24 Aug 2022 12:40:02 +0200 Message-ID: <20220824104002.2749075-3-vincent.whitchurch@axis.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104002.2749075-1-vincent.whitchurch@axis.com> References: <20220824104002.2749075-1-vincent.whitchurch@axis.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Axel Jonsson Add support for triggered buffers. Just read the channels in a loop to keep things simple. Signed-off-by: Axel Jonsson Signed-off-by: Vincent Whitchurch --- drivers/iio/adc/Kconfig | 2 + drivers/iio/adc/mcp320x.c | 130 ++++++++++++++++++++++++++++---------- 2 files changed, 99 insertions(+), 33 deletions(-) diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 48ace7412874..9f2628120885 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -696,6 +696,8 @@ config MAX9611 config MCP320X tristate "Microchip Technology MCP3x01/02/04/08 and MCP3550/1/3" depends on SPI + select IIO_BUFFER + select IIO_TRIGGERED_BUFFER help Say yes here to build support for Microchip Technology's MCP3001, MCP3002, MCP3004, MCP3008, MCP3201, MCP3202, MCP3204, diff --git a/drivers/iio/adc/mcp320x.c b/drivers/iio/adc/mcp320x.c index 28398f34628a..9782cbd37728 100644 --- a/drivers/iio/adc/mcp320x.c +++ b/drivers/iio/adc/mcp320x.c @@ -43,6 +43,10 @@ #include #include #include +#include +#include +#include +#include #include enum { @@ -231,37 +235,51 @@ static int mcp320x_read_raw(struct iio_dev *indio_dev, return ret; } -#define MCP320X_VOLTAGE_CHANNEL(num) \ - { \ - .type = IIO_VOLTAGE, \ - .indexed = 1, \ - .channel = (num), \ - .address = (num), \ - .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ - .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ +#define MCP320X_VOLTAGE_CHANNEL(num) \ + { \ + .type = IIO_VOLTAGE, \ + .indexed = 1, \ + .channel = (num), \ + .address = (num), \ + .scan_index = (num), \ + .scan_type = { \ + .sign = 's', \ + .realbits = 32, \ + .storagebits = 32, \ + .endianness = IIO_CPU, \ + }, \ + .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ } -#define MCP320X_VOLTAGE_CHANNEL_DIFF(chan1, chan2) \ - { \ - .type = IIO_VOLTAGE, \ - .indexed = 1, \ - .channel = (chan1), \ - .channel2 = (chan2), \ - .address = (chan1), \ - .differential = 1, \ - .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ - .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ +#define MCP320X_VOLTAGE_CHANNEL_DIFF(chan1, chan2, diffoff) \ + { \ + .type = IIO_VOLTAGE, \ + .indexed = 1, \ + .channel = (chan1), \ + .channel2 = (chan2), \ + .address = (chan1), \ + .scan_index = (chan1 + diffoff), \ + .scan_type = { \ + .sign = 's', \ + .realbits = 32, \ + .storagebits = 32, \ + .endianness = IIO_CPU, \ + }, \ + .differential = 1, \ + .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ } static const struct iio_chan_spec mcp3201_channels[] = { - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), + MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1, 1), }; static const struct iio_chan_spec mcp3202_channels[] = { MCP320X_VOLTAGE_CHANNEL(0), MCP320X_VOLTAGE_CHANNEL(1), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), + MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1, 2), + MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0, 2), }; static const struct iio_chan_spec mcp3204_channels[] = { @@ -269,10 +287,10 @@ static const struct iio_chan_spec mcp3204_channels[] = { MCP320X_VOLTAGE_CHANNEL(1), MCP320X_VOLTAGE_CHANNEL(2), MCP320X_VOLTAGE_CHANNEL(3), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), - MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3), - MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2), + MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1, 4), + MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0, 4), + MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3, 4), + MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2, 4), }; static const struct iio_chan_spec mcp3208_channels[] = { @@ -284,14 +302,14 @@ static const struct iio_chan_spec mcp3208_channels[] = { MCP320X_VOLTAGE_CHANNEL(5), MCP320X_VOLTAGE_CHANNEL(6), MCP320X_VOLTAGE_CHANNEL(7), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), - MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3), - MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2), - MCP320X_VOLTAGE_CHANNEL_DIFF(4, 5), - MCP320X_VOLTAGE_CHANNEL_DIFF(5, 4), - MCP320X_VOLTAGE_CHANNEL_DIFF(6, 7), - MCP320X_VOLTAGE_CHANNEL_DIFF(7, 6), + MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(4, 5, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(5, 4, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(6, 7, 8), + MCP320X_VOLTAGE_CHANNEL_DIFF(7, 6, 8), }; static const struct iio_info mcp320x_info = { @@ -371,6 +389,46 @@ static const struct mcp320x_chip_info mcp320x_chip_infos[] = { }, }; +static irqreturn_t mcp320x_buffer_trigger_handler(int irq, void *pollfunc) +{ + struct iio_poll_func *pf = pollfunc; + struct iio_dev *indio_dev = pf->indio_dev; + struct mcp320x *adc = iio_priv(indio_dev); + s32 data[ARRAY_SIZE(mcp3208_channels)]; + int device_index; + int i = 0; + int chan; + + device_index = spi_get_device_id(adc->spi)->driver_data; + + mutex_lock(&adc->lock); + + for_each_set_bit(chan, indio_dev->active_scan_mask, indio_dev->masklength) { + const struct iio_chan_spec *spec = &indio_dev->channels[chan]; + int ret, val; + + ret = mcp320x_adc_conversion(adc, spec->address, + spec->differential, device_index, + &val); + if (ret < 0) { + dev_err_ratelimited(&adc->spi->dev, "Failed to read data: %d\n", + ret); + goto out; + } + + data[i++] = val; + } + + iio_push_to_buffers(indio_dev, data); + +out: + mutex_unlock(&adc->lock); + + iio_trigger_notify_done(indio_dev->trig); + + return IRQ_HANDLED; +} + static void mcp320x_reg_disable(void *reg) { regulator_disable(reg); @@ -456,6 +514,12 @@ static int mcp320x_probe(struct spi_device *spi) mutex_init(&adc->lock); + ret = devm_iio_triggered_buffer_setup(&spi->dev, indio_dev, NULL, + mcp320x_buffer_trigger_handler, + NULL); + if (ret) + return ret; + return devm_iio_device_register(&spi->dev, indio_dev); } -- 2.34.1