Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Fri, 26 Aug 2022 11:31:28 -0300
From:   Jason Gunthorpe <jgg@nvidia.com>
To:     Lu Baolu <baolu.lu@linux.intel.com>
Cc:     Joerg Roedel <joro@8bytes.org>,
        Christoph Hellwig <hch@infradead.org>,
        Bjorn Helgaas <bhelgaas@google.com>,
        Kevin Tian <kevin.tian@intel.com>,
        Ashok Raj <ashok.raj@intel.com>, Will Deacon <will@kernel.org>,
        Robin Murphy <robin.murphy@arm.com>,
        Jean-Philippe Brucker <jean-philippe@linaro.com>,
        Dave Jiang <dave.jiang@intel.com>,
        Fenghua Yu <fenghua.yu@intel.com>,
        Vinod Koul <vkoul@kernel.org>,
        Eric Auger <eric.auger@redhat.com>,
        Liu Yi L <yi.l.liu@intel.com>,
        Jacob jun Pan <jacob.jun.pan@intel.com>,
        Zhangfei Gao <zhangfei.gao@linaro.org>,
        Zhu Tony <tony.zhu@intel.com>, iommu@lists.linux.dev,
        linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v12 11/17] arm-smmu-v3: Add blocking domain support
Message-ID: <YwjZQFOe+l7Z9jpd@nvidia.com>
References: <20220826121141.50743-1-baolu.lu@linux.intel.com>
 <20220826121141.50743-12-baolu.lu@linux.intel.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220826121141.50743-12-baolu.lu@linux.intel.com>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?MQu3Hy2MEzxwfjVPEqyNRjlPe31qx/cd7XldQE6Kt0xM+gawVFE+SvrMck8P?=
 =?us-ascii?Q?xlHdbDQ0sCnuIUXzEJoxCHOdMy2gLA+2Bvmd8xrstBGGTKeF2wAPpiHc9f1e?=
 =?us-ascii?Q?iKkLhv3EhCDWvBTsuMRryJG2lrLCg5jC0Rc0CnsEGYEClABBEeuUg+/o8gLl?=
 =?us-ascii?Q?lWJbsGHoIO13nZxKGRdE3mN7uBzdr6NBqFe/iRBdQyCbksCZmWrv9kFTkn1w?=
 =?us-ascii?Q?qao/9PLwO2wLxjhT3nEAUF7GWSye+U2xQkEcfkWtkm8DH2iYAKZxHckvMTL+?=
 =?us-ascii?Q?NxhaQfTUq/qASXJA7kl+9N9JBR1qXeEm0+7UUorEv7PqG+7ehM7guD/x6L7C?=
 =?us-ascii?Q?PPLdITLnKyhI5IpV+MMlZXaguHDO2cKJR/6Jt5nF0rQOBxsUPDGua28VJTT3?=
 =?us-ascii?Q?GK81mbNc0y0H4W0mR4Dfh7zJfVJygM8PPrWWmTnjvsSy6N6IN6HvepVcuzb9?=
 =?us-ascii?Q?WO9QpkXHzb9xFNytmg2VOv2atYYBvvhPPeJK5Obbl7xMw01VxFF36WjTyhWX?=
 =?us-ascii?Q?jNDy9ZGgGO4trPjAa+SYijZa/hJyHXelVTCtRYhHp4Yh+E54G3ZRmTMQTv4l?=
 =?us-ascii?Q?c4/QiVftLC2m76gr41XsfAFcjFbCxIiWmwYwwYv1nMsHlCUGjbyXV9vQQS9z?=
 =?us-ascii?Q?jcz8TeRCKYHOXSXlr9a/ltlAH9GTSh9HZ3f2jrzoeoY+gvFRJkIEsZ7KA3PW?=
 =?us-ascii?Q?dVKvb40c2mpxQW24blJiz+FXY8h49ZCbyKJtLSYlcgOU7c3ammVkP8HTOFf9?=
 =?us-ascii?Q?zSOkDbhV1lQEIdm96Dm1er9pMIWPEe2P5CQYOTt5PkHP6+kng955QOWV24bp?=
 =?us-ascii?Q?6loHZQhQD/hvHDDXgm6Bv2kYtULVJt/Iif9RNtyKM943zjLMjLUPwOz+cH7F?=
 =?us-ascii?Q?anPirU5od1qE212tMS7S7WlB52kkBpiv0YQ01dDB5mh5I8bLYLIozXX03PWQ?=
 =?us-ascii?Q?UR9K0a1aBLWtqQwS4U+VUnP264Y6/d+IzS6fsg3FdjKMbqaRbpg1k0AFAEXZ?=
 =?us-ascii?Q?6r7J9oN53dXuoyx2jUyhDmRzSXP9+FgTcdMDQpEj6HnJssy62wrMouO/eS5v?=
 =?us-ascii?Q?Y9jz5Fy42S9Crq3NOcPz4kCWkXRoWEV4HMlqQC2xjMmA2vL9phUr/SfhzOS+?=
 =?us-ascii?Q?hfF0ImkMchF3jY2E1fDge3FHkUfqQmBe6v4hxjiNTflH25QdI/7ykVMMJAOy?=
 =?us-ascii?Q?IJvmnQkRyr9MTWNfsyh44siuU1115fu3i3GTKVzw/GduvbOEL3SqJfT7KzW+?=
 =?us-ascii?Q?k1Bk4l07s73I6urg8SaiKXOfT5vlxg5aQQ82uw9q7EXLbHGVS91ffKGQF538?=
 =?us-ascii?Q?mXKQ337h7WOuWSK2l9qV8Z3goP3MoQh97pAqamZI+cpVWL56MERAUzi+iJGI?=
 =?us-ascii?Q?I9uirB2ZPJ3pENz3v5rLjfCHdAp4q1SpzJiSjUeYXkCLjH/9ZK8GhcLnwPYa?=
 =?us-ascii?Q?I6fyQlOY75Fb89HKNxYydfqwiZV0keFBraPcC3qZK1ed8LXGGrvCzUJymEcZ?=
 =?us-ascii?Q?YTEZhVvYcGGsczgP8uN5GJqvLccB+n2AIZVTSSs+gMUjaKNpLukp2F27+AEW?=
 =?us-ascii?Q?KjVgBXanurR7G+s3iyxMWoelvhVJ0d2SrMnmc7uf?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ad1f4462-c4a5-4d0c-1fa2-08da876fa9f9
X-MS-Exchange-CrossTenant-AuthSource: MN2PR12MB4192.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Aug 2022 14:31:29.0860
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: XJztvkHtEbg7GukA42ZVtMoL3wrVdKGHXNLqUm7XIKfd9TscJPTQU6AO+kJY/LwK
X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB6044
X-Spam-Status: No, score=-1.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,
        T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, Aug 26, 2022 at 08:11:35PM +0800, Lu Baolu wrote:
> The ARM SMMUv3 hardwares support blocking DMA transactions by clearing
> the translation table entries. This implements a real blocking domain
> to avoid using an empty UNMANAGED domain.
> 
> Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com>
> Tested-by: Zhangfei Gao <zhangfei.gao@linaro.org>
> ---
>  drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 20 ++++++++++++++++++++
>  1 file changed, 20 insertions(+)

IMHO I'd send this separately since it optimizes VFIO today

Looks OK though

Reviewed-by: Jason Gunthorpe <jgg@nvidia.com>

Jason