Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Bjorn Andersson <andersson@kernel.org>
To:     Manivannan Sadhasivam <mani@kernel.org>, mchehab@kernel.org,
        Bjorn Andersson <andersson@kernel.org>, bp@alien8.de
Cc:     linux-edac@vger.kernel.org, rric@kernel.org,
        quic_tsoni@quicinc.com, linux-arm-msm@vger.kernel.org,
        james.morse@arm.com, quic_saipraka@quicinc.com,
        linux-kernel@vger.kernel.org
Subject: Re: (subset) [PATCH v3 0/5] Fix crash when using Qcom LLCC/EDAC drivers
Date:   Mon, 29 Aug 2022 21:50:55 -0500
Message-Id: <166182784427.333703.15037180707046189221.b4-ty@kernel.org>
In-Reply-To: <20220825043859.30066-1-manivannan.sadhasivam@linaro.org>
References: <20220825043859.30066-1-manivannan.sadhasivam@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk

On Thu, 25 Aug 2022 10:08:54 +0530, Manivannan Sadhasivam wrote:
> This series fixes the crash seen on the Qualcomm SM8450 chipset with the
> LLCC/EDAC drivers. The problem was due to the Qcom EDAC driver using the
> fixed LLCC register offsets for detecting the LLCC errors.
> 
> This seems to have worked for SoCs till SM8450. But in SM8450, the LLCC
> register offsets were changed. So accessing the fixed offsets causes the
> crash on this platform.
> 
> [...]

Applied, thanks!

[1/5] soc: qcom: llcc: Rename reg_offset structs to reflect LLCC version
      commit: 5365cea199c70d6abedc2e1be850c03e990f1829
[2/5] soc: qcom: llcc: Pass LLCC version based register offsets to EDAC driver
      commit: c13d7d261e361dbaf5adbdc216ee4a1204c48001

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>