Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp4039733rwe; Tue, 30 Aug 2022 03:38:38 -0700 (PDT) X-Google-Smtp-Source: AA6agR6HCm2E0uVdqcdeTCZ+2zJ/F/iKbziPHh9USgnJQwEIJPDvxLCMFG+F09KxA5mSS7uZbkAG X-Received: by 2002:a17:90b:3911:b0:1fb:23c1:2ec6 with SMTP id ob17-20020a17090b391100b001fb23c12ec6mr23146865pjb.45.1661855918015; Tue, 30 Aug 2022 03:38:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661855918; cv=none; d=google.com; s=arc-20160816; b=bya5IOGnFqSquoNl/o8ofvfaAGFLR0ATuRJBxjW8AkNdp9kj7fdkfOUa4CXSL4zY7x EZS/oZQXcEF7MP4aJgPXsR7xggCMHWKH3PQsXj2z6wtmlnp7l1cralIVmV2WsrWYCftd ssv7xP+nWUkygXMcARNm/eRqHQNcwSLsQZtrZI2fgd0dLcNAopzMmcXqykpX34MQLijb rgiWUYoPfrhPJXu/hrA6aHStnTB6uAPzslwu+bB9vLGwSFVcdkt1SLkV/mF+mU142SFM f7xMQpdLwnBbB9FR+7l/81ZHYmH3q1fVBfnFkkjcmQsfHumMbwQ1d+en3o3aLabgRFe7 AMyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+8Rf5P4L49aj39UrcKvCF4D4QXDzFueq6BWjWuHl3NE=; b=jF/ucs8m/kUfs/QD6yQw2mnzXBa52bp+5rulm75Blz7mw1kgmBo+lhHRJQrHb15TAX M/6j6NJHUYEbwWOmRYh98CKLkSRkeeuFUMWL7K0Vcyv6QzV80SEpn6H24hdZeDP8dW2a 4wbtm6RPuwQWKhLUDhN/S2+TKSkWnmYAl2hURShbgLCrvfO2zTp/b6mgLs1AHZYI/9Fb lzU4TW+rlEtepuRr+4gxHIHddb7VctLF0ZbqrGa+HiYOHlyGXuf+Xs612C8o5rtlfPHz beBP6E9hCi+AcBTSQB4gbQbqgkwQFRRniy78DTMHi+CpY8XAOW4rBKz86NfIch6LIQrq aAaA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nLpwaPrc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bm3-20020a656e83000000b0041bfb247bbdsi1936359pgb.259.2022.08.30.03.38.27; Tue, 30 Aug 2022 03:38:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nLpwaPrc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230132AbiH3KUn (ORCPT + 99 others); Tue, 30 Aug 2022 06:20:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54934 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229770AbiH3KTg (ORCPT ); Tue, 30 Aug 2022 06:19:36 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DB9651A38B; Tue, 30 Aug 2022 03:18:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1661854732; x=1693390732; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=rZMihXhOLlKxYs0tCwQAUj7e9S0faqqljRoP4WeBM6o=; b=nLpwaPrcJ0mDGLYENMDwMYUekhaBkUmsugZZY5cQ29cz3IH0J1zg36Iu ZbUklh7EFHgnxSKlJCQNnf6DbG8t98uc3Mi+FupctGMjB3B7ZNJl6VBpC KH1MZkN/uGAV+BMRRvu6C66kY4Y7jReR6nh/RcYIkCVob2i6gSE5/rViP ITMwZ8ZJ7pHbm0fmYJSFI8NK4+1HTnzBZ7DOKhEUCvkgDFNKf+RC+pbAk Q6P2qL3GqwSEl14M3CMh1CGYXTTeRzoxDaqctG8r+g0aRIiFb8b1CrzUE qbE8UCIr8uu2Bd/6TxsMDYviUnVmwlFWLPlK3edh0CJYmQDQIDn3RwOxY w==; X-IronPort-AV: E=Sophos;i="5.93,274,1654585200"; d="scan'208";a="178277338" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 30 Aug 2022 03:18:51 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Tue, 30 Aug 2022 03:18:50 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Tue, 30 Aug 2022 03:18:47 -0700 From: Conor Dooley To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Daire McNamara , Shravan Chippa CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Cyril Jean , Lewis Hanly , Vattipalli Praveen , Wolfgang Grandegger , Hugh Breslin , , , Subject: [PATCH v2 7/9] riscv: dts: microchip: icicle: re-jig fabric peripheral addresses Date: Tue, 30 Aug 2022 11:18:02 +0100 Message-ID: <20220830101803.1456180-8-conor.dooley@microchip.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220830101803.1456180-1-conor.dooley@microchip.com> References: <20220830101803.1456180-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org When users try to add onto the reference design, they find that the current addresses that peripherals connected to Fabric InterConnect (FIC) 3 use are restrictive. For the v2022.09 reference design, the peripherals have been shifted down, leaving more contiguous address space for their custom IP/peripherals. Signed-off-by: Conor Dooley --- arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi index 32d51c4a5b0c..98f04be0dc6b 100644 --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi @@ -6,18 +6,18 @@ / { compatible = "microchip,mpfs-icicle-reference-rtlv2209", "microchip,mpfs-icicle-kit", "microchip,mpfs"; - core_pwm0: pwm@41000000 { + core_pwm0: pwm@40000000 { compatible = "microchip,corepwm-rtl-v4"; - reg = <0x0 0x41000000 0x0 0xF0>; + reg = <0x0 0x40000000 0x0 0xF0>; microchip,sync-update-mask = /bits/ 32 <0>; #pwm-cells = <2>; clocks = <&fabric_clk3>; status = "disabled"; }; - i2c2: i2c@44000000 { + i2c2: i2c@40000200 { compatible = "microchip,corei2c-rtl-v7"; - reg = <0x0 0x44000000 0x0 0x1000>; + reg = <0x0 0x40000200 0x0 0x1000>; #address-cells = <1>; #size-cells = <0>; clocks = <&fabric_clk3>; -- 2.36.1