Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp313327rwe; Wed, 31 Aug 2022 03:22:04 -0700 (PDT) X-Google-Smtp-Source: AA6agR6SWyWOgjrMdy0UwbeHlIDJE4lGAr3QOXK2Depao9BCju6VAh0KuhbTV4BIahTlR9K75j8p X-Received: by 2002:a17:907:9483:b0:731:2be4:f73c with SMTP id dm3-20020a170907948300b007312be4f73cmr20318923ejc.380.1661941324227; Wed, 31 Aug 2022 03:22:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661941324; cv=none; d=google.com; s=arc-20160816; b=lHXpKt6WKLhF4eV0Gr2m+9kOjkhWht/ifMXaDNkgo8+2q8jc9Eq5Sm64GSRaMhgOrV r6h2MU/XflJrxOzX/j8XlnmXco5SAda7/TX4hZGpGY00hi5a4xByu0JBDM8Fp8oblFzF hjKVscqEylTq32UVaKR2VHEZwCosvH6CgjiBmdzzkzJkympR/0GsrxpZR3Uq5czE4CuS IpJFDsWeZ/kPu09+q+jguCtaV9QgI0a34RZaL4HnK5ZezBIqY85IjJZcJRWwKfsW3SBo wkOAOodZnOBCAXAp0EMW7N8N+ddIvt6HICKuFjq0eoK9rbGqoJ9iOod3N/esNI7/Eoul WOiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=A328sWqGzLU7ZHtuD5eFjCMoh+NiSka+pxCXJOHpsFU=; b=MZ8ZhXDW2loe/FZ3bzOgMLKdSyx5T43Za/s+aLk/opL8ImHsY3H2OJbcdRts3yTzs7 uT3eKuiMNH7hPnVXRAA3KJiLC+9kpw+74+LGTtTv56fBsY3PTYgTC6BIlOhpfOoRNB6x C78EtxC86OuIJj3WUsJYoKDbKWHBx4c0Q1gC53Jkklc69CXyrdn7FuexvrnBxAbXqUKl 3NjlHOaQNZ/lFwpXodPq2LAmKGo/H7ZLi1J/XVnWN6mZZc/7Nx2uz62MM+Izvikhmk5b XaDRx9zMa6OvaOvUH+fZ+lOIgPIa2qNTPKBnaB/w/Y9+vWN+PvDZ+vESFTmuZ2ebxa5h F/AQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=DO05v3TD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id sh16-20020a1709076e9000b0073d7c6acb76si10784914ejc.540.2022.08.31.03.21.38; Wed, 31 Aug 2022 03:22:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=DO05v3TD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230154AbiHaKFn (ORCPT + 99 others); Wed, 31 Aug 2022 06:05:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59428 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230456AbiHaKF1 (ORCPT ); Wed, 31 Aug 2022 06:05:27 -0400 Received: from smtp2.axis.com (smtp2.axis.com [195.60.68.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F29E37AC18; Wed, 31 Aug 2022 03:05:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; q=dns/txt; s=axis-central1; t=1661940323; x=1693476323; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=A328sWqGzLU7ZHtuD5eFjCMoh+NiSka+pxCXJOHpsFU=; b=DO05v3TDy/5D7h3seB4kYPMbu5xID+qCIeirqA7nWq0377+5A1RHdb0h b/+rLZrkIG4WR9WRhxPLtt6a4slCgKVvQMGoKY+s29r4gOQmOBJuO6886 FqyVecdBV9xMpkZ3kDvCbl96RASmakfRZfdTqc9O2OnPJfpJM7H17FuEl iTUK4hCbe/Q3LAIs6J56H+xttN02J8MidVkV8PfSolia+pdS4DozKYbDN HvcTIRkaxLbi1mTSJK2KoEUTD3MSO7+LFOUf/1n61AwXhdzacuVQ7wI8L Lhg0A3p2vZO3si/OXqKOnc7VSnRZhqI4j0/Nb1uUtn39P7hYkohd/nBhW Q==; From: Vincent Whitchurch To: CC: , Vincent Whitchurch , , , , , Axel Jonsson Subject: [PATCH v2 5/5] iio: adc: mcp320x: add triggered buffer support Date: Wed, 31 Aug 2022 12:05:06 +0200 Message-ID: <20220831100506.3368103-6-vincent.whitchurch@axis.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220831100506.3368103-1-vincent.whitchurch@axis.com> References: <20220831100506.3368103-1-vincent.whitchurch@axis.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Axel Jonsson Add support for triggered buffers. The hardware doesn't provide any special method of reading multiple channels, so just read the channels in a loop to keep things simple. Signed-off-by: Axel Jonsson Signed-off-by: Vincent Whitchurch --- drivers/iio/adc/Kconfig | 2 + drivers/iio/adc/mcp320x.c | 100 ++++++++++++++++++++++++++++++-------- 2 files changed, 82 insertions(+), 20 deletions(-) diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 48ace7412874..9f2628120885 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -696,6 +696,8 @@ config MAX9611 config MCP320X tristate "Microchip Technology MCP3x01/02/04/08 and MCP3550/1/3" depends on SPI + select IIO_BUFFER + select IIO_TRIGGERED_BUFFER help Say yes here to build support for Microchip Technology's MCP3001, MCP3002, MCP3004, MCP3008, MCP3201, MCP3202, MCP3204, diff --git a/drivers/iio/adc/mcp320x.c b/drivers/iio/adc/mcp320x.c index b1c1bf4b8047..bdc986285e1b 100644 --- a/drivers/iio/adc/mcp320x.c +++ b/drivers/iio/adc/mcp320x.c @@ -37,13 +37,18 @@ * http://ww1.microchip.com/downloads/en/DeviceDoc/21950D.pdf mcp3550/1/3 */ -#include #include -#include -#include +#include +#include #include -#include +#include #include +#include + +#include +#include +#include +#include enum { mcp3001, @@ -243,31 +248,45 @@ static int mcp320x_read_raw(struct iio_dev *indio_dev, .indexed = 1, \ .channel = (num), \ .address = (num), \ + .scan_index = (num), \ + .scan_type = { \ + .sign = 's', \ + .realbits = 32, \ + .storagebits = 32, \ + .endianness = IIO_CPU, \ + }, \ .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ } -#define MCP320X_VOLTAGE_CHANNEL_DIFF(chan1, chan2) \ +#define MCP320X_VOLTAGE_CHANNEL_DIFF(si, chan1, chan2) \ { \ .type = IIO_VOLTAGE, \ .indexed = 1, \ .channel = (chan1), \ .channel2 = (chan2), \ .address = (chan1), \ + .scan_index = (si), \ + .scan_type = { \ + .sign = 's', \ + .realbits = 32, \ + .storagebits = 32, \ + .endianness = IIO_CPU, \ + }, \ .differential = 1, \ .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) \ } static const struct iio_chan_spec mcp3201_channels[] = { - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), + MCP320X_VOLTAGE_CHANNEL_DIFF(0, 0, 1), }; static const struct iio_chan_spec mcp3202_channels[] = { MCP320X_VOLTAGE_CHANNEL(0), MCP320X_VOLTAGE_CHANNEL(1), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), + MCP320X_VOLTAGE_CHANNEL_DIFF(2, 0, 1), + MCP320X_VOLTAGE_CHANNEL_DIFF(3, 1, 0), }; static const struct iio_chan_spec mcp3204_channels[] = { @@ -275,10 +294,10 @@ static const struct iio_chan_spec mcp3204_channels[] = { MCP320X_VOLTAGE_CHANNEL(1), MCP320X_VOLTAGE_CHANNEL(2), MCP320X_VOLTAGE_CHANNEL(3), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), - MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3), - MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2), + MCP320X_VOLTAGE_CHANNEL_DIFF(4, 0, 1), + MCP320X_VOLTAGE_CHANNEL_DIFF(5, 1, 0), + MCP320X_VOLTAGE_CHANNEL_DIFF(6, 2, 3), + MCP320X_VOLTAGE_CHANNEL_DIFF(7, 3, 2), }; static const struct iio_chan_spec mcp3208_channels[] = { @@ -290,14 +309,14 @@ static const struct iio_chan_spec mcp3208_channels[] = { MCP320X_VOLTAGE_CHANNEL(5), MCP320X_VOLTAGE_CHANNEL(6), MCP320X_VOLTAGE_CHANNEL(7), - MCP320X_VOLTAGE_CHANNEL_DIFF(0, 1), - MCP320X_VOLTAGE_CHANNEL_DIFF(1, 0), - MCP320X_VOLTAGE_CHANNEL_DIFF(2, 3), - MCP320X_VOLTAGE_CHANNEL_DIFF(3, 2), - MCP320X_VOLTAGE_CHANNEL_DIFF(4, 5), - MCP320X_VOLTAGE_CHANNEL_DIFF(5, 4), - MCP320X_VOLTAGE_CHANNEL_DIFF(6, 7), - MCP320X_VOLTAGE_CHANNEL_DIFF(7, 6), + MCP320X_VOLTAGE_CHANNEL_DIFF(8, 0, 1), + MCP320X_VOLTAGE_CHANNEL_DIFF(9, 1, 0), + MCP320X_VOLTAGE_CHANNEL_DIFF(10, 2, 3), + MCP320X_VOLTAGE_CHANNEL_DIFF(11, 3, 2), + MCP320X_VOLTAGE_CHANNEL_DIFF(12, 4, 5), + MCP320X_VOLTAGE_CHANNEL_DIFF(13, 5, 4), + MCP320X_VOLTAGE_CHANNEL_DIFF(14, 6, 7), + MCP320X_VOLTAGE_CHANNEL_DIFF(15, 7, 6), }; static const struct iio_info mcp320x_info = { @@ -390,6 +409,41 @@ static const struct mcp320x_chip_info mcp320x_chip_infos[] = { }, }; +static irqreturn_t mcp320x_buffer_trigger_handler(int irq, void *pollfunc) +{ + struct iio_poll_func *pf = pollfunc; + struct iio_dev *indio_dev = pf->indio_dev; + struct mcp320x *adc = iio_priv(indio_dev); + s32 data[ARRAY_SIZE(mcp3208_channels)]; + int i = 0; + int chan; + + mutex_lock(&adc->lock); + + for_each_set_bit(chan, indio_dev->active_scan_mask, indio_dev->masklength) { + const struct iio_chan_spec *spec = &indio_dev->channels[chan]; + int ret, val; + + ret = mcp320x_adc_conversion(adc, spec, &val); + if (ret < 0) { + dev_err_ratelimited(&adc->spi->dev, "Failed to read data: %d\n", + ret); + goto out; + } + + data[i++] = val; + } + + iio_push_to_buffers(indio_dev, data); + +out: + mutex_unlock(&adc->lock); + + iio_trigger_notify_done(indio_dev->trig); + + return IRQ_HANDLED; +} + static void mcp320x_reg_disable(void *reg) { regulator_disable(reg); @@ -471,6 +525,12 @@ static int mcp320x_probe(struct spi_device *spi) mutex_init(&adc->lock); + ret = devm_iio_triggered_buffer_setup(&spi->dev, indio_dev, NULL, + mcp320x_buffer_trigger_handler, + NULL); + if (ret) + return ret; + return devm_iio_device_register(&spi->dev, indio_dev); } -- 2.34.1