Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp443513rwe; Wed, 31 Aug 2022 05:37:23 -0700 (PDT) X-Google-Smtp-Source: AA6agR74kkQ6s3qZqXv9cuomKlGKMAzvUtE6lFjMARo8+ptKHki5Krrx5px5ce92TSALfuXdnCc8 X-Received: by 2002:a17:90b:4cc7:b0:1fa:b5c2:4c7d with SMTP id nd7-20020a17090b4cc700b001fab5c24c7dmr3162148pjb.69.1661949443626; Wed, 31 Aug 2022 05:37:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661949443; cv=none; d=google.com; s=arc-20160816; b=WL2v/Q4KKHYRIbPcRjL9NQD2tvnqIUsF3VUOPN650lxdZEzanISHdrx8DaLPL8lJnP rfbQB3Z5LMzcCrI1TXyIfW/fKsaOFWVFQ4ydNSEM+7zyBB3NQLMJtNbGkOjrqc/PCtk2 e9nyanyEiyhE8Mld33sT43TB+Xm7GklOE+M+7lO4hwRMXxgVOwSiFpEP7mF6xAratTYe gPqhZJKz6u72sHqmtjgC/7O5f4NPl9bPWV9WofHk91sAASpaURcTbATmmAq7T8autvxB dtcZmeFbLCShl79cQ6DDMpdXmt5rTKkHMt6Rvat+5zVcBYA5khMeSZXLBftRh2BUPuLU fEXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=kWB6H8/eRT0uvs+7dpZN0LfgkIKsMbM/vLGI21NZpGM=; b=bhw6aehk8nKAktGeuFb47Q7suNNWguftwLldQsYHAgLiE7PQ5bX+7YYYZN+WQKMPaY Qz4xbD39ylAcg5LpcsX8ISxbud98c7dZS3tpbSDej1gWeBX8NiDEWoahQWfnKGHVikYU 4H5YEy1Jhvw5ZSOuxz+6Vr4GKf4xDhh0DUtov8pSOhuOW5duEfDI4vHrucQ8lmUPFFKG M/rPxSYldKbpOASiO7Yw6OxMqdGF+uDtOWXJw4TOthdk3MxKSxe8DBuXqdFubQ8CjQFH m6DCw5DjvRJc4mc1gE0oklta8Z8Fm89/EP7qOwEu23Q47C29tqQVNYcSNK5SNQRbTHL8 sL6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AqpsGQxz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s11-20020a17090aad8b00b001f2757da25asi1709999pjq.91.2022.08.31.05.37.12; Wed, 31 Aug 2022 05:37:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AqpsGQxz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229599AbiHaMPW (ORCPT + 99 others); Wed, 31 Aug 2022 08:15:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53526 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230414AbiHaMPS (ORCPT ); Wed, 31 Aug 2022 08:15:18 -0400 Received: from mail-ej1-x632.google.com (mail-ej1-x632.google.com [IPv6:2a00:1450:4864:20::632]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C83A9BC1E for ; Wed, 31 Aug 2022 05:15:16 -0700 (PDT) Received: by mail-ej1-x632.google.com with SMTP id h5so16384515ejb.3 for ; Wed, 31 Aug 2022 05:15:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc; bh=kWB6H8/eRT0uvs+7dpZN0LfgkIKsMbM/vLGI21NZpGM=; b=AqpsGQxz0Z5xEtEA2iTVL+MHr93DKFmuEVs5lC21yVoP8sAEtUttoNxOg16xoO8FWT iz5fcIJSylAWLoJdbt/iB1BSAvpsnm6J5BdtLWRy18zlaYp9FFyUFHSPby+PN6ZittFK Rv78F+ZJ/VU4Z3YIxyXQvP6F7TFAm8EhqeMstDp+b6d40NuB3kvomcK1QKE0tMSHOSTE hrVsRkdiXae/rFdkub4hNciY8Xp22pq6x/XBmKVzhIkk5lDO2Cx5w+9jdRem5Ue/3hnO Lxjeb5a6QfoyPwnSyew3K3/QEEs4sGEB4j4ypct9IJsNhKWIkE6V3pu2e0sM+WGqFYO/ XsBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc; bh=kWB6H8/eRT0uvs+7dpZN0LfgkIKsMbM/vLGI21NZpGM=; b=PyhyQwYRswq8+knryVadtPy5hZ2fWGkq0BiBedErgala0kL21NZiQLneBc0vBPbgYB s8ZEBhhZrZzjj4XG9QKhmSZjEx9U0PaoMzc9NwK/b5z84wuc0Mqoq8Pc8XvHTUOwUQ7B ageHAouJrEK82vB3Worts3ppVRkAMGk6FLnGtWroJvqUWkuC3ge3Axni8YL+f+UzfAYs eG7lKOJ9Xq7pTB40Jbd+g+taVC5RAqjorPXBNjXihlYG0GnZ5D6C80o437s/1U4ZuqH5 7imzCKxKf/XBuviHDNI4daCr/qc2bKnX555yBf1pWS6hkUHvxk6p/mfe3SWT0i2+r8ig 6iXw== X-Gm-Message-State: ACgBeo3y+vxWyop8OrxT/N5uo85pJEPvTLXENz14ZHpfEFHaSBeuylSl LvtSyd6pqv/MGJQqkklCDSIEOV1m+ofsfzDL2d7wDA== X-Received: by 2002:a17:906:cc5a:b0:741:5240:d91a with SMTP id mm26-20020a170906cc5a00b007415240d91amr13306282ejb.500.1661948115397; Wed, 31 Aug 2022 05:15:15 -0700 (PDT) MIME-Version: 1.0 References: <20220818101839.28860-1-billy_tsai@aspeedtech.com> In-Reply-To: <20220818101839.28860-1-billy_tsai@aspeedtech.com> From: Linus Walleij Date: Wed, 31 Aug 2022 14:15:04 +0200 Message-ID: Subject: Re: [PATCH] pinctrl: aspeed: Force to disable the function's signal To: Billy Tsai Cc: andrew@aj.id.au, joel@jms.id.au, linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Aug 18, 2022 at 12:18 PM Billy Tsai wrote: > When the driver want to disable the signal of the function, it doesn't > need to query the state of the mux function's signal on a pin. The > condition below will miss the disable of the signal: > Ball | Default | P0 Signal | P0 Expression | Other > -----+---------+-----------+-----------------------------+---------- > E21 GPIOG0 SD2CLK SCU4B4[16]=1 & SCU450[1]=1 GPIOG0 > -----+---------+-----------+-----------------------------+---------- > B22 GPIOG1 SD2CMD SCU4B4[17]=1 & SCU450[1]=1 GPIOG1 > -----+---------+-----------+-----------------------------+---------- > Assume the register status like below: > SCU4B4[16] == 1 & SCU4B4[17] == 1 & SCU450[1]==1 > After the driver set the Ball E21 to the GPIOG0: > SCU4B4[16] == 0 & SCU4B4[17] == 1 & SCU450[1]==0 > When the driver want to set the Ball B22 to the GPIOG1, the condition of > the SD2CMD will be false causing SCU4B4[17] not to be cleared. > > Signed-off-by: Billy Tsai Patch applied! Yours, Linus Walleij