Received: by 2002:a05:6358:45e:b0:b5:b6eb:e1f9 with SMTP id 30csp785817rwe; Wed, 31 Aug 2022 10:57:24 -0700 (PDT) X-Google-Smtp-Source: AA6agR7FpCI0yUNXcEEyZN3vI3tI/Hnty4z+RyxaghiWR8nJmS0bh1qW35JuHzdIHzx6hkx+IVpO X-Received: by 2002:aa7:8e05:0:b0:536:5dda:e634 with SMTP id c5-20020aa78e05000000b005365ddae634mr26891308pfr.35.1661968644466; Wed, 31 Aug 2022 10:57:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661968644; cv=none; d=google.com; s=arc-20160816; b=wxtlyog2hXHuN5VUsQN+KIIygjupDh0IQYYfO4LCu6+xzEjb+05zeTeBKBjWNpNvJX n8KvZYT106een5uajd9Vwt6R0ibpoKv4MtbIFIILIL+3KWcVfAKmBO5k9Donw2skSGYb fPwTYmy2B5xFDdQSeylkDIQQhXzZBFv+RKBS36d87prdM/20MAvIlWuhgS7rGcyncDyF wOsqpzyoPjBcERyk4irZdtPCIuheMT0c9582xrWF9UF4sld1Es3Zn/jUEXmlcTyLFcxv DlIuJob6Q3Tb9AIgOvOHFMKNz+a713nzzhu0FHmqU8TYdGllcaFHH7XeupSdFHRj1PtW dNZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:user-agent:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=YJRuTd2/W0My95WvyLFrzyz1k4RJrX5D8Uv3Gga7sCM=; b=FqcIZkaIbTSiSuJmiVTt1dA2fAjBahrzUw5BJXkAsPrrzK2c94Nx0oMmBu2Z+hvrFg +vDOkNsloPQnazAYUt8wMCUk3METRuzeDXiV2NJ8OIPJ06r9FEIZbjdzHgmw4Nn3Ench k21ocSwH0HvkDpeTotIRrOL9z6uqDMJNpt1UaEPOv3rSYwy2KqeS8PVyVvaORml58osi Noo90N28WqiFKN6svb31TvlKMjVpB09r/V9WEJIk8P9F1n0q8ff/0W3+2RzGHpGgnVVb 6MBzmqWNAjI7vVEP3LUEkctwDlAaZQUr5DbQOpeJT5xf/pxq2P74MUI3dSk35GKYug1D YB1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=rNuVikax; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d6-20020a170903230600b0017312cb2bdesi1219994plh.110.2022.08.31.10.57.07; Wed, 31 Aug 2022 10:57:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=rNuVikax; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231660AbiHaRgi (ORCPT + 99 others); Wed, 31 Aug 2022 13:36:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45212 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230431AbiHaRgf (ORCPT ); Wed, 31 Aug 2022 13:36:35 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 55E4BA7A8C; Wed, 31 Aug 2022 10:36:34 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 7B99DB82208; Wed, 31 Aug 2022 17:36:32 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 25C83C43470; Wed, 31 Aug 2022 17:36:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1661967391; bh=yJab6UBBzoP5rTwF37tjjwA+4IJ1+TuOLBp6YmYoMMM=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=rNuVikaxps84sU1IM55mD06HmOXr7hFInyNzWXmrmQLDA0g3Q+phCmeOWCBK+3Gxl Gjp6tqTOptOUUKsOB7aZA09F28tCwUC4bwaS8N3+HGl0mHNlRGpZ9tktZGF+ApB/2S CjYd48kDu1xhMIPgdEFDn9PIif8YTfdKJumS8VSiUBHzHtj++1xm62apEZGNyGwPEM VZ/S18tiCKB/5P8rl+ho+eeb2MROWXyBVaUj7xytk9tYhZudRc8/MCMvAFGAF0dpgw Uz7hRINOerE/E4gu+ukB4TG5RgIvHnqx87HQ7qWfjooR0thnwwrWdTgZBNRyxUAdEV 0688vxKWqw5EA== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <1655004286-11493-9-git-send-email-quic_fenglinw@quicinc.com> References: <1655004286-11493-1-git-send-email-quic_fenglinw@quicinc.com> <1655004286-11493-9-git-send-email-quic_fenglinw@quicinc.com> Subject: Re: [RESEND PATCH v6 08/10] dt-bindings: spmi: spmi-pmic-arb: make interrupt properties as optional From: Stephen Boyd Cc: quic_collinsd@quicinc.com, quic_subbaram@quicinc.com, quic_fenglinw@quicinc.com, tglx@linutronix.de, maz@kernel.org, David Collins To: Andy Gross , Bjorn Andersson , Fenglin Wu , Rob Herring , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Date: Wed, 31 Aug 2022 10:36:29 -0700 User-Agent: alot/0.10 Message-Id: <20220831173631.25C83C43470@smtp.kernel.org> X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Fenglin Wu (2022-06-11 20:24:44) > From: David Collins >=20 > Make all interrupt related properties as optional instead of > required. Some boards do not required PMIC IRQ support and it > isn't needed to handle SPMI bus transactions, so specify it as > optional. >=20 > Signed-off-by: David Collins > Signed-off-by: Fenglin Wu > Acked-by: Rob Herring > --- > Documentation/devicetree/bindings/spmi/qcom,spmi-pmic-arb.yaml | 3 --- > 1 file changed, 3 deletions(-) >=20 > diff --git a/Documentation/devicetree/bindings/spmi/qcom,spmi-pmic-arb.ya= ml b/Documentation/devicetree/bindings/spmi/qcom,spmi-pmic-arb.yaml > index 55d379c..fee4f0e 100644 > --- a/Documentation/devicetree/bindings/spmi/qcom,spmi-pmic-arb.yaml > +++ b/Documentation/devicetree/bindings/spmi/qcom,spmi-pmic-arb.yaml > @@ -88,9 +88,6 @@ properties: > required: > - compatible > - reg-names > - - interrupts > - - interrupt-names > - - '#interrupt-cells' Let me clarify my comment on the next driver patch here. It looks like we're making the properties optional here so that the driver can choose to create or not create the irqchip based on the presence of the property. Are there PMIC arbiters that don't have irq support? Or is it only that some board designs don't use interrupt support of the PMIC, because all the devices that use interrupts on the PMIC aren't enabled (status =3D "okay")? We shouldn't get into a situation where we're removing the interrupt properties because we want the driver to skip creating the irqchip. That makes the binding too loose, where we can't validate existing DT files. It also makes it confusing to include the DTS files when the device always supports interrupt capabilities, just we don't want to use it.