Received: by 2002:a05:6358:bb9e:b0:b9:5105:a5b4 with SMTP id df30csp5200903rwb; Tue, 6 Sep 2022 21:37:35 -0700 (PDT) X-Google-Smtp-Source: AA6agR5c6UbS/+y3BagTmingJU6n8RNzmQb39KJvnGnhZdFIzfjzb6AprMIn84oXLpDqQ+wK6A56 X-Received: by 2002:a63:4d66:0:b0:434:8301:53e1 with SMTP id n38-20020a634d66000000b00434830153e1mr1752662pgl.369.1662525455060; Tue, 06 Sep 2022 21:37:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662525455; cv=none; d=google.com; s=arc-20160816; b=RdXb25AtMv0OeYulFNC8DCNEM2NGZHoXkXdD9m7LHFwhiJenPL+5ATSsnb9n2uFb7K 8epiM1Ylkxh0lpRjUM5XmONn6SC10LXZ8jbYFCIQ/YfNpefimPmwLAYiGe/43p8vz6kX dZ6ocx54EA/rXiofzvU5VsqiGmF/9mHKvA9QPUBheH6mdEjCcJCHiqXCsAvOtt8SK+ih ZxjVjBdFZTnWP138yGGYAxsqLMlhgsOwhwc/g193+/JyrPz337iicv6hv6ieJNUOClNg Vg52d8s7pmFK/joMSE1OP9AELXy8bWQq1LqJd9QuKWn1NkJwaaM6H5fi29snOmLVe4VV PaBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=W4m9+NDppUp7sQi+UOD21uigXlltsiEIftmf4JBbKiQ=; b=UiwqEEbcj8JXRq0zJUG4TPOusHGXGHXJ48G3bfN61i87ZUQUnVc0fCzK9B2QCbylJa U/8S6Vkte6LodXaX4nG/taRc9frD2SYXaIo6smUE5GgX2pkaQA9dF/NGnGfrCvBgH2+S p44HxpYvLNkFbfQFvx8N/J+05dX4eVk0XR/oFcrqwbItYvv/L9Z6XdQrn+yEvUMhJRzC HINOHtOHYDTJ1Cc2qPo16xNSPtkVLlYHLruHvbTMtZWWauVM+kyJm8M/V+ebq23y3jDD R+EwpyZeOvt+yCpXUfvTVmpsLxvFuGxDdxXMzFGzMsZzsR7jXogOtNUby8l1RkoiFaY4 6rqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b="S8XLl/R4"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h190-20020a6383c7000000b004301e6b2e94si10850646pge.602.2022.09.06.21.37.23; Tue, 06 Sep 2022 21:37:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b="S8XLl/R4"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229760AbiIGDux (ORCPT + 99 others); Tue, 6 Sep 2022 23:50:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57244 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230075AbiIGDuc (ORCPT ); Tue, 6 Sep 2022 23:50:32 -0400 Received: from mail-ej1-x630.google.com (mail-ej1-x630.google.com [IPv6:2a00:1450:4864:20::630]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DF2972A710 for ; Tue, 6 Sep 2022 20:50:17 -0700 (PDT) Received: by mail-ej1-x630.google.com with SMTP id y3so27614522ejc.1 for ; Tue, 06 Sep 2022 20:50:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date; bh=W4m9+NDppUp7sQi+UOD21uigXlltsiEIftmf4JBbKiQ=; b=S8XLl/R4T6De2Gn/PbHbRk4v/CW/S2fj6vDkgz8kmZX7PoW1RLsUJZo0DcJJlnnGoQ tg8tncuKa2r0KclUVqbQjUFUxyWtdIdI0jhEWw+H87vxgXqARJZl7YaaRXTCR1+UDHdK SaWO7+sLzRTTEnbJESVjIe7VEx/F511xtsDK0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date; bh=W4m9+NDppUp7sQi+UOD21uigXlltsiEIftmf4JBbKiQ=; b=1DYeUglEqJHXcbBLnknDy9j+akTcv/YT10pYq5uTXIUJUjo/IsUXuOYnLvx/S6b9m5 TiaSfjSPRfMWycqNleVjpAF0Tuhz/3XnvWILgMMvfcE951pGWjfzyPpCSPongu86p/ZN 3ueuildkaMy9EIUs9bB0j4RWYlaHYiw4oJMkMMqR49hUPMMsFYon+JKLKFR/v9dTe9xv rh5DkHDe+e1H334q3iG2tSnd6N/huGMNzz+s77FlydZ+H+nwaHXFdhuZB10q5RX7zD+0 jSZ6/U0BKKAioasnIEILsgCvi0uSilnxFhEar9DjUToNRuwWGJIzAB//GlbpslYBSMRi a8hQ== X-Gm-Message-State: ACgBeo0sT/peKQNApQaCLzuCIuka6KXknWWLYRQZMh2muX6ozIB6c8yc gXyw1NVV2X9Ge+Y4ERWr7H2saN2+/jtlVJpIhicwUA== X-Received: by 2002:a17:907:60c7:b0:731:17e4:7fcc with SMTP id hv7-20020a17090760c700b0073117e47fccmr971016ejc.73.1662522606825; Tue, 06 Sep 2022 20:50:06 -0700 (PDT) MIME-Version: 1.0 References: <20220905100416.42421-1-angelogioacchino.delregno@collabora.com> <20220905100416.42421-9-angelogioacchino.delregno@collabora.com> In-Reply-To: <20220905100416.42421-9-angelogioacchino.delregno@collabora.com> From: Chen-Yu Tsai Date: Wed, 7 Sep 2022 11:49:55 +0800 Message-ID: Subject: Re: [PATCH 08/10] clk: mediatek: clk-mt8195-topckgen: Drop univplls from mfg mux parents To: AngeloGioacchino Del Regno Cc: matthias.bgg@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, miles.chen@mediatek.com, rex-bc.chen@mediatek.com, nfraprado@collabora.com, chun-jie.chen@mediatek.com, jose.exposito89@gmail.com, drinkcat@chromium.org, weiyi.lu@mediatek.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Mon, Sep 5, 2022 at 6:04 PM AngeloGioacchino Del Regno wrote: > > These PLLs are conflicting with GPU rates that can be generated by > the GPU-dedicated MFGPLL and would require a special clock handler > to be used, for very little and ignorable power consumption benefits. > Also, we're in any case unable to set the rate of these PLLs to > something else that is sensible for this task, so simply drop them: > this will make the GPU to be clocked exclusively from MFGPLL for > "fast" rates, while still achieving the right "safe" rate during > PLL frequency locking. > > Signed-off-by: AngeloGioacchino Del Regno > --- > drivers/clk/mediatek/clk-mt8195-topckgen.c | 2 -- > 1 file changed, 2 deletions(-) > > diff --git a/drivers/clk/mediatek/clk-mt8195-topckgen.c b/drivers/clk/mediatek/clk-mt8195-topckgen.c > index 4dde23bece66..6ff610c101ae 100644 > --- a/drivers/clk/mediatek/clk-mt8195-topckgen.c > +++ b/drivers/clk/mediatek/clk-mt8195-topckgen.c > @@ -301,8 +301,6 @@ static const char * const ipu_if_parents[] = { > static const char * const mfg_parents[] = { > "clk26m", > "mainpll_d5_d2", > - "univpll_d6", > - "univpll_d7" I'd just comment them out and leave a note about it. Or remove them but leave a note. Removed code will not be obvious to others. And given this is probably the only public documentation of the hardware, it'd be a shame to lose evidence of it. ChenYu