Received: by 2002:a05:6358:bb9e:b0:b9:5105:a5b4 with SMTP id df30csp5358864rwb; Wed, 7 Sep 2022 01:18:10 -0700 (PDT) X-Google-Smtp-Source: AA6agR6unzArWqYf1TxXhDMJm3IvsHCaUidfr3oLmGBmuf8G+FnD8oiI2yS+tUd0fMBPdpTPYWZJ X-Received: by 2002:a05:6a00:23c5:b0:535:5c24:68df with SMTP id g5-20020a056a0023c500b005355c2468dfmr2663649pfc.62.1662538690194; Wed, 07 Sep 2022 01:18:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662538690; cv=none; d=google.com; s=arc-20160816; b=JLJwdqKjPBlPtkuEhNdbgiEE4lkcRrrMkTvFAUHV+o7z080zlJ+vnucqqnSMApGE6P wjqmAu+215cavjJ9Bq8zVyFvGZWOIjPvLs3pokmILaz4qpbJQB9dex8BUrxMJodf5Kfx 8IDvfTLYn2/aloiyOD2N7BcVxcX35IXRokNsloQk4sWwT7kbHscxpJJTDm3wM5gBJFHQ hf2B25jCm0SeRUy6qvR07stmJO5RGwX1V5WzRHAKP9soSk8c4RDhrsdacWRPNKeH6j/j Yqa3SryQM/pGeW0cRB8ZZYmRMYbI70E1NGYk/fkfFdBzk2ulxdv4rnZV530/Jtzl+Byq c+Qw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=IBtY4DwTkuvCf+WwKQL5FsBFEZB2dOlcncfpjqo2K2E=; b=H4rmT2MMHYS8ml3+bIlibFkmlnX43YDDj3a1dOVbyecPLi9Fm+uhXoijrtzXbcI2l6 AxeNHb17XfhtSTMBYyMOvhG9LmC2bPPr4RGfhs9y2LE8kYOa/0iKOWiStpPkWzLsW26q Y604MDt8aNEq0JPza1dwl/iOTxvvtrgTy3txnnmzhpoRYX20qNw1vsHnXeqMid3wxtD4 Qwh6SXjzr5mcU0lHJWKGgARZ4SxyS3xEAfRR/XOo9oqEbGCXzDswmVQeUOknt/fjhRIO Qo0Rb/AjRg9Ueba2EPCAXcsO5LXGFAKySdJwph2H/W7el1i5CV26GboJKFQp4IxS9l2r OxqQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z14-20020a170902d54e00b00176b4a716e7si7141880plf.460.2022.09.07.01.17.58; Wed, 07 Sep 2022 01:18:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230229AbiIGIEl (ORCPT + 99 others); Wed, 7 Sep 2022 04:04:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53846 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230242AbiIGIEX (ORCPT ); Wed, 7 Sep 2022 04:04:23 -0400 Received: from mail-sz.amlogic.com (mail-sz.amlogic.com [211.162.65.117]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8EF02A895E; Wed, 7 Sep 2022 01:04:11 -0700 (PDT) Received: from droid11-sz.amlogic.com (10.28.8.21) by mail-sz.amlogic.com (10.28.11.5) with Microsoft SMTP Server id 15.1.2507.6; Wed, 7 Sep 2022 16:04:08 +0800 From: Liang Yang To: Miquel Raynal , CC: Liang Yang , Rob Herring , Richard Weinberger , Vignesh Raghavendra , Jerome Brunet , Neil Armstrong , Martin Blumenstingl , Kevin Hilman , Jianxin Pan , Victor Wan , XianWei Zhao , Kelvin Zhang , BiChao Zheng , YongHui Yu , , , , Subject: [PATCH v9 0/5] fix the meson NFC clock Date: Wed, 7 Sep 2022 16:04:00 +0800 Message-ID: <20220907080405.28240-1-liang.yang@amlogic.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.28.8.21] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org EMMC and NAND have the same clock control register named 'SD_EMMC_CLOCK' which is defined in EMMC port internally. bit0~5 of 'SD_EMMC_CLOCK' is the divider and bit6~7 is the mux for fix pll and xtal. At the beginning, a common MMC and NAND sub-clock was discussed and planed to be implemented as NFC clock provider, but now this series of patches of a common MMC and NAND sub-clock are never being accepted and the current binding was never valid. the reasons are: 1. EMMC and NAND, which are mutually exclusive anyway 2. coupling the EMMC and NAND. 3. it seems that a common MMC and NAND sub-clock is over engineered. and let us see the link for more information: https://lore.kernel.org/all/20220121074508.42168-5-liang.yang@amlogic.com so The meson nfc can't work now, let us rework the clock. Changes since v8 [9] - add reg-names on properties in yaml - delete the uncessary quotes in yaml Changes since v7 [8] - use COMMON_CLK && (ARCH_MESON || COMPILE_TEST) instead of ARCH_MESON || COMPILE_TEST || COMMON_CLK. - collect the review and ack Changes since v6 [7] - use COMMON_CLK instead of !HAVE_LEGACY_CLK Changes since v5 [6] - add change log for patch 3/5 - add patch 5/5 to fix the reporting error of test robot Changes since v4 [5] - split the dt binding patch into two patches, one for fixing, clock, the other for coverting to yaml - split the nfc driver patch into two patches, one for fixing clock, the other for refining the get nfc resource. Changes since v3 [4] - use devm_platform_ioremap_resource_byname - dt_binding_check for mtd/amlogic,meson-nand.yaml Changes since v2 [3] - use fw_name from dts, instead the wrong way using __clk_get_name - reg resource size change to 0x800 - use reg-names Changes since v1 [2] - use clk_parent_data instead of parent_names - define a reg resource instead of sd_emmc_c_clkc [1] https://lore.kernel.org/r/20220106033130.37623-1-liang.yang@amlogic.com https://lore.kernel.org/r/20220106032504.23310-1-liang.yang@amlogic.com [2] https://lore.kernel.org/all/20220217063346.21691-1-liang.yang@amlogic.com [3] https://lore.kernel.org/all/20220318124121.26117-1-liang.yang@amlogic.com [4] https://lore.kernel.org/all/20220402074921.13316-1-liang.yang@amlogic.com/ [5] https://lore.kernel.org/all/20220513123404.48513-1-liang.yang@amlogic.com/ [6] https://lore.kernel.org/all/20220607064731.13367-1-liang.yang@amlogic.com/ [7] https://lore.kernel.org/all/20220624131257.29906-1-liang.yang@amlogic.com/ [8] https://lore.kernel.org/all/20220906060034.2528-1-liang.yang@amlogic.com/ Liang Yang (5): dt-bindings: nand: meson: fix meson nfc clock mtd: rawnand: meson: fix the clock mtd: rawnand: meson: refine resource getting in probe dt-bindings: nand: meson: convert txt to yaml mtd: rawnand: meson: not support legacy clock .../bindings/mtd/amlogic,meson-nand.txt | 60 ------------ .../bindings/mtd/amlogic,meson-nand.yaml | 93 +++++++++++++++++++ drivers/mtd/nand/raw/Kconfig | 2 +- drivers/mtd/nand/raw/meson_nand.c | 86 +++++++++-------- 4 files changed, 136 insertions(+), 105 deletions(-) delete mode 100644 Documentation/devicetree/bindings/mtd/amlogic,meson-nand.txt create mode 100644 Documentation/devicetree/bindings/mtd/amlogic,meson-nand.yaml -- 2.37.1