Received: by 2002:a05:6358:bb9e:b0:b9:5105:a5b4 with SMTP id df30csp5448014rwb; Wed, 7 Sep 2022 03:03:40 -0700 (PDT) X-Google-Smtp-Source: AA6agR5LZ8SC6SufInUpPPJ7qi+nv1+qUrsa5QFpE1l8VLo7WW2/gLMPj0b93CHV1R5yOLnANhwc X-Received: by 2002:a17:907:2ccb:b0:76f:908:bc56 with SMTP id hg11-20020a1709072ccb00b0076f0908bc56mr1837538ejc.763.1662545019719; Wed, 07 Sep 2022 03:03:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662545019; cv=none; d=google.com; s=arc-20160816; b=cYAc9YYT4gK+H/aMDV/Z034ENxOTQOvK50r54jZFz8Q2alO564KD+/IEDdbA/MurhY nWoa2kEDptaYO2tTemVeLJ0Z5Ry2qsw6KR/A6WMmLstMA5BTjkE1ldUbjEB0Yh2LL/OH Cxa28D5UyGIn0MuKmhzoRex/rd8usIRN1qTHiu02DgWik+n1oKeBvkjSQUJFmwYBqBr3 PWechPij6VBetws6S6fVuy5VgQMV0UbyfMij5AjFpHeK3TmPQwclWu5bXcaNrQtXbRw0 vb3b0cmVPbF+vv5eg3ONsny7HVmT7+FBo9P4C8vTbPBPacCR4fXUXHFD3XuRqZSb0VcD fUag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=i3XDtObAHqrnyabgRUyF1ve+eD018EJ2dams8+5Gdro=; b=BzPQBTlYdjqo+4aDAsUhmNxu61IhBgvUoq/jTzaHId1LaFo0pizE1qpBOOKKx7IzpM lPRPcEnm8JjIxAM36m5lijK+pQ8PIzKVzBYIZBnO4WNHZmK83vgqCYql2eoh0OFSMLQ6 m9fz+9D3nFee3HzpF2FgE+fle/3fT73+28rp4RoUSQwzyqCnJp6AhaNoKDE2OMz8LEoW ZFo8zBLUHOk2VKKjDgkAWeFUmG/V8vGTVXCML8SNBL/b1xI5F6wqpe5YJ+5Z6Ml3bfpB mhIVK4nZGRzxZHnFT7qzonuQGPBtMoI6wE3nTtEVlrtqBRyzM99nRNS+23emcFsnLKqp rJiA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=P5caLgAM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id nd11-20020a170907628b00b0074156b2af5fsi8349286ejc.829.2022.09.07.03.03.06; Wed, 07 Sep 2022 03:03:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=P5caLgAM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230463AbiIGJWF (ORCPT + 99 others); Wed, 7 Sep 2022 05:22:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40722 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230417AbiIGJVo (ORCPT ); Wed, 7 Sep 2022 05:21:44 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5D0F4B14F1; Wed, 7 Sep 2022 02:21:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1662542497; x=1694078497; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=JMofcc0/3WtiNBW5HbbI91nM/6aF8hmAmb4q7yBUGxc=; b=P5caLgAMCC+PvAXFf0Hct8BZ9d/o9Y7Zn5u8Hkx9NJepLWJIEJUye/AJ PHO2k0vvKklCoJsK98ML2LWtFu6FVcc8nVbhfcMaeMUtskPE/aWcQJYhO SIkjQsaMmiDwu7QxKiEYGmYoHXu3Mij0b4mTBMT4A5vpaz6lv7aFaDEMK xO6TkELvQnoeT4GTisZRscMmAzlyj8cgsEaJ23filYIBB5UFeQ5DZuuob F1Is5SlTPIN718KR43Xwy8eeADBK1cbT2Dhmnzjj+1qy/7FTE9uQBTRk3 Thtx4Is5ow6PdzR4RxDRUJmLo3OXQcPTWzuxa1nJQD/RSBQrbVrLs1I3a g==; X-IronPort-AV: E=Sophos;i="5.93,296,1654585200"; d="scan'208";a="172732977" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 07 Sep 2022 02:21:35 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Wed, 7 Sep 2022 02:21:32 -0700 Received: from che-lt-i63539lx.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Wed, 7 Sep 2022 02:21:26 -0700 From: Hari Prasath To: , , , , , , , , , , , , , , , CC: Subject: [linux][PATCH 4/6] ARM: dts: at91: sam9x60: Add DMA bindigs for the flexcom nodes Date: Wed, 7 Sep 2022 14:50:52 +0530 Message-ID: <20220907092054.29915-5-Hari.PrasathGE@microchip.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220907092054.29915-1-Hari.PrasathGE@microchip.com> References: <20220907092054.29915-1-Hari.PrasathGE@microchip.com> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add dma bindings for flexcom nodes in the soc dtsi file. Users those who don't wish to use the DMA function for their flexcom functions can overwrite the dma bindings in the board device tree file. Signed-off-by: Manikandan M Signed-off-by: Hari Prasath --- arch/arm/boot/dts/at91-sam9x60ek.dts | 3 +++ arch/arm/boot/dts/sam9x60.dtsi | 27 +++++++++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/at91-sam9x60ek.dts b/arch/arm/boot/dts/at91-sam9x60ek.dts index 9d9e50c77794..9ad528e1bdd2 100644 --- a/arch/arm/boot/dts/at91-sam9x60ek.dts +++ b/arch/arm/boot/dts/at91-sam9x60ek.dts @@ -213,6 +213,7 @@ i2c0: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx0_default>; i2c-analog-filter; @@ -234,6 +235,7 @@ status = "disabled"; spi4: spi@400 { + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx4_default>; status = "disabled"; @@ -258,6 +260,7 @@ i2c6: i2c@600 { #address-cells = <1>; #size-cells = <0>; + dmas = <0>, <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flx6_default>; i2c-analog-filter; diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi index 224b406c8384..feeabc53e0ec 100644 --- a/arch/arm/boot/dts/sam9x60.dtsi +++ b/arch/arm/boot/dts/sam9x60.dtsi @@ -176,6 +176,15 @@ interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; clock-names = "spi_clk"; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(8))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(9))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -415,6 +424,15 @@ reg = <0x600 0x200>; interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(12))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(13))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; @@ -454,6 +472,15 @@ #address-cells = <1>; #size-cells = <0>; clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; + dmas = <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(0))>, + <&dma0 + (AT91_XDMAC_DT_MEM_IF(0) | + AT91_XDMAC_DT_PER_IF(1) | + AT91_XDMAC_DT_PERID(1))>; + dma-names = "tx", "rx"; atmel,fifo-size = <16>; status = "disabled"; }; -- 2.17.1