Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp61477rwn; Wed, 7 Sep 2022 12:28:08 -0700 (PDT) X-Google-Smtp-Source: AA6agR4UY6f8kD68IolZ0Qkq9Yo2UzCKuL0Ak270/LoQpjqM6Z+Zj4CPQLW2trkgevehq5hgeAJl X-Received: by 2002:a05:6a00:2181:b0:51b:560b:dd30 with SMTP id h1-20020a056a00218100b0051b560bdd30mr5596256pfi.44.1662578888187; Wed, 07 Sep 2022 12:28:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662578888; cv=none; d=google.com; s=arc-20160816; b=FPlKUDftcHwWI8bcN0+rEZI+MnL4/SLKPDiAvOjZTkegXKgEWg+HXAs0oOjRKLsAry a/CqiXGreKVomDBKG9c0/aUZ36GrxBWNzSAJrqnfiUFTHGTAiZB0v+uE8RsoidserFtl wESq0oMt4le/7afZNbTxCMFYGVVfMG6CQSgUuBCIxiNSQs4BpEZW0UK5zJS4GM1u7r3l CFM084skxoSCSsdKkpCYqbOvx7Fosczfy3XsNxUXMWqqyqZMZzytvQiIohMY5rNEHWXj ymeH2mh7hMfYtJpTTNk/qFNRElqdAnbB8j3popa9gBg2+LiDBT2XeiVUcPanNA1+8vCb EbFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=prG00vJWAu26L+a8/q8plfwcl5a/xknmniLxyGun3DA=; b=NWrJU16wC83cxL7rWg3FdwqpMF1Zeqo9yvS9cRdVfMYOyjHcK3n7e9yj7FAO3XQcla aL1yz9fT9ZEWvjyG0t4BLeqmQGSTYf0czXak4tuGMVWLP62J/dMAd4YpkRRmSv3Fo/+Z yeWnanaPAQN1cyFzB/P/gM49MkHRq7C4A4QiTIa+Y0OlItt9fsgCnZkxxZU1hsbJUWMW ZNgBtl2wtsulnsg6OOR5QeFe5y1DQuxyvlAk/huXElyBJMIS6+/B32HGPEflvzO2KcPU 7jdaYr+YhkQB1m5pgI5nJTgIK2keK0z4rZag3luLhv1jb4QwLfbt77Do2biLoOfEHYiJ /R4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=AWh7aKF0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x184-20020a6386c1000000b0043497223339si6902539pgd.355.2022.09.07.12.27.55; Wed, 07 Sep 2022 12:28:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=AWh7aKF0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230327AbiIGSo4 (ORCPT + 99 others); Wed, 7 Sep 2022 14:44:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38076 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230369AbiIGSop (ORCPT ); Wed, 7 Sep 2022 14:44:45 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2B6B01FCD6; Wed, 7 Sep 2022 11:44:40 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id BB76B61983; Wed, 7 Sep 2022 18:44:39 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id E4332C433C1; Wed, 7 Sep 2022 18:44:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1662576279; bh=k8yIosi5SUGgCrgLwCIzRTlvsUroui/xnAWiLrUI0ko=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=AWh7aKF0gKdd84R12nhidY+viV0A/WGpmGkpa68NHblPHRXpOAGhwQ8VQDVPd2ztH 36L+QWZK5nd/ZBwV2noXkxtLgajySpY69yCsmmbJ1K7Ii8Qy3fBHUq+h/FXKwfJa72 sw7CYQHs2EpiKTpABVPZRDnSVJ7eA9WCk2ArA3akHgsS+AW+iZdbugsoOgYUvq4cKr kbuyika1ydPZF3Im+zYBXT4GDxz0BAbzESCOaDNDHfFtUNC9I96rK2Ju+86EMiGE1+ vWnfQAudSP9zyP0XoJwIWY+RYP0PbhyZSFan+RxZ+OCKJNWwLuyI20e2yyou1EwHYN oiDOCFKfzdRIg== Date: Wed, 7 Sep 2022 13:44:37 -0500 From: Bjorn Helgaas To: Krishna chaitanya chundru Cc: linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, mka@chromium.org, quic_vbadigan@quicinc.com, quic_hemantk@quicinc.com, quic_nitegupt@quicinc.com, quic_skananth@quicinc.com, quic_ramkri@quicinc.com, manivannan.sadhasivam@linaro.org, swboyd@chromium.org, dmitry.baryshkov@linaro.org, Stanimir Varbanov , Andy Gross , Bjorn Andersson , Lorenzo Pieralisi , Rob Herring , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Bjorn Helgaas Subject: Re: [PATCH v3 1/3] PCI: qcom: Add sc7280 aggre0, aggre1 and ddr sf tbu clocks in PCIe driver Message-ID: <20220907184437.GA137711@bhelgaas> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1662171184-25211-2-git-send-email-quic_krichai@quicinc.com> X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Sep 03, 2022 at 07:43:02AM +0530, Krishna chaitanya chundru wrote: > Add missing aggre0, aggre1 and ddrs sf tbu clocks in PCIe driver. > > If these clocks are not presenti, the PCIe link goes down in system suspend > and resume. s/presenti/present/ But the hardware clocks are present regardless of this driver change. I suspect the point of this is really that if the driver doesn't clk_get() these clocks to increase the reference count, we don't know that the clocks are in use, and since they appear unused, they get turned off during suspend. > Signed-off-by: Krishna chaitanya chundru > --- > drivers/pci/controller/dwc/pcie-qcom.c | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c > index 2ea1375..a7202f0 100644 > --- a/drivers/pci/controller/dwc/pcie-qcom.c > +++ b/drivers/pci/controller/dwc/pcie-qcom.c > @@ -1548,7 +1548,10 @@ static const struct qcom_pcie_cfg sm8450_pcie1_cfg = { > static const struct qcom_pcie_cfg sc7280_cfg = { > .ops = &ops_1_9_0, > .has_tbu_clk = true, > + .has_ddrss_sf_tbu_clk = true, > .pipe_clk_need_muxing = true, > + .has_aggre0_clk = true, > + .has_aggre1_clk = true, > }; > > static const struct qcom_pcie_cfg sc8180x_cfg = { > -- > 2.7.4 >