Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp748040rwn; Thu, 8 Sep 2022 08:15:49 -0700 (PDT) X-Google-Smtp-Source: AA6agR4usixeaU9O49sTPVvP6Jn/nKn9oAPw96hSc9dOiSrNz6HTDmQtx/cW4JUOTMrvNbNd/mNM X-Received: by 2002:a17:906:5d0f:b0:732:fb97:780d with SMTP id g15-20020a1709065d0f00b00732fb97780dmr6509224ejt.269.1662650149568; Thu, 08 Sep 2022 08:15:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662650149; cv=none; d=google.com; s=arc-20160816; b=GUrwl8yt2JZWFYJxB9bPb8hozjFSTa3T6eiGr9efNjOHSN9hVf0B55r0as7jSBPxkL mGp0K8fTxXzqchjdyFXynnkuGvMYM7qRJhGklR1qtkJRzKaUfFNmVXYIDFMkvSUfVEDv Us9lUcAfQDyaVRQ6w9gocYt+Tl8liW+yMx1xtgCPmXyCmpsBjBKQwfgaTx+fdgud67JY n038Jb+klv216bsOmBujnt3u9J2JNbMGVqvipxUBVp4LzXsdn+dBvEKFun7Lc55XzXCV SsBuCmgOKZzYZdbZbo4LHqfF2tysVCAc55jPRRNa/Cp5PkLH7KP3SOgJHXlqjW7ln+7b gWYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=sd5Gd5qRdGNKN3VRyOazq1+JMBgClYmxxPJ8mQ3+8rU=; b=td6yVydekUirYqsuShqPXGOngpjP0LhtO32MBxFCo0LhHt930hEFQzF08biOc5gjIi JVpYKHQ+/f74gcdWOGJm34gmwI4HBWP3het6jW8uyWCjZ9KZCa/vbsKOsFvWwVW4TQzc XJ6hl0jKT3Bb8LFCHzvIuCuiH/970zpTa16RZQQgylMEjyYtvIcanUeDzGiYz/OAcyeR SjJeX3v6CxnoHMDhO3afL5VG8uUIZh36S1HtLNhuIGN/TuNR4sIjL4iQEa4Rwn8G5X36 rVKIRDGvcIhzkMxRsR5KX7IrplRrGtfAo7P4YFST7dzrPwRvqasPWbqNChgff60z42Tr gQ0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=i5PvAveW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r19-20020a05640251d300b0044ed5365e43si6889551edd.330.2022.09.08.08.15.21; Thu, 08 Sep 2022 08:15:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=i5PvAveW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231149AbiIHPHf (ORCPT + 99 others); Thu, 8 Sep 2022 11:07:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36012 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232820AbiIHPH2 (ORCPT ); Thu, 8 Sep 2022 11:07:28 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8CDFBE7F94; Thu, 8 Sep 2022 08:07:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1662649643; x=1694185643; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=yNNyZXjnbb1qWHcwkVHtZgQ3jOtFZyRvk/BHeWhn9sA=; b=i5PvAveWyPb79Qz4qXjU20Y8ZQMDzuEP7o9GLdmiH4Wbm9Wc+c1Cufuf Bnt73Y8HnZUSbFTeIWagYvCRn/J5l/Z+njQH3DT5BD2RvJLqDRi62s2XH /cY4eC4TEZtU5jIENTjAx8cfAhfTcMf+FaxuGpla6MW7/F9MTkT3g9jqy VqHzGXOApYNotac3itJNbyaqwLff2UgCTjRxODbycFlU/0PmuPLLvDHdj kTRPr12S2m+A7X8qsh/9RbK2acHuVyM1ltCVVhMeUy2hrf36bllerzZvE j43wnuwDZsplr6JW7OZOIsCk6XJ1iKcebSuqtIkKjTi+8WO+IJU5Aw4nQ g==; X-IronPort-AV: E=Sophos;i="5.93,300,1654585200"; d="scan'208";a="176237885" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Sep 2022 08:07:22 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Thu, 8 Sep 2022 08:07:22 -0700 Received: from kavya.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Thu, 8 Sep 2022 08:07:19 -0700 From: Kavyasree Kotagiri To: CC: , , , , , , , Subject: [RESEND PATCH v9 1/3] dt-bindings: mfd: Convert atmel-flexcom to json-schema Date: Thu, 8 Sep 2022 13:06:56 -0200 Message-ID: <20220908150658.1839520-2-kavyasree.kotagiri@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220908150658.1839520-1-kavyasree.kotagiri@microchip.com> References: <20220908150658.1839520-1-kavyasree.kotagiri@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the Atmel flexcom device tree bindings to json schema. Signed-off-by: Kavyasree Kotagiri --- v8 -> v9: - Changed reference provided for spi bindings to atmel,at91rm9200-spi.yaml v7 -> v8: - Added back patternProperties for child nodes. v6 -> v7: - Change filename to atmel,sama5d2-flexcom.yaml - Add #address-cells, #size-cells to flexcom node - Fixed warnings. v5 -> v6: - Removed spi node from example as suggested by Rob and also pattern properties(spi dt-bindings conversion to yaml patch is under review). Once that is accepted, I will add back spi example through new patch. v4 -> v5: - Fixed indentations. v3 -> v4: - Corrected format of enum used for compatible string. v2 -> v3: - used enum for compatible string. - changed irq flag to IRQ_TYPE_LEVEL_HIGH in example. - fixed dtschema errors. v1 -> v2: - Fix title. .../bindings/mfd/atmel,sama5d2-flexcom.yaml | 91 +++++++++++++++++++ .../devicetree/bindings/mfd/atmel-flexcom.txt | 63 ------------- 2 files changed, 91 insertions(+), 63 deletions(-) create mode 100644 Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml delete mode 100644 Documentation/devicetree/bindings/mfd/atmel-flexcom.txt diff --git a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml new file mode 100644 index 000000000000..63849dacefb8 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/atmel,sama5d2-flexcom.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel Flexcom (Flexible Serial Communication Unit) + +maintainers: + - Kavyasree Kotagiri + +description: + The Atmel Flexcom is just a wrapper which embeds a SPI controller, + an I2C controller and an USART. Only one function can be used at a + time and is chosen at boot time according to the device tree. + +properties: + compatible: + enum: + - atmel,sama5d2-flexcom + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + ranges: + description: + One range for the full I/O register region. (including USART, + TWI and SPI registers). + items: + maxItems: 3 + + atmel,flexcom-mode: + description: | + Specifies the flexcom mode as follows: + 1: USART + 2: SPI + 3: I2C. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [1, 2, 3] + +patternProperties: + "^serial@[0-9a-f]+$": + type: object + description: + Child node describing USART. See atmel-usart.txt for details + of USART bindings. + + "^spi@[0-9a-f]+$": + $ref: ../spi/atmel,at91rm9200-spi.yaml + description: + Child node describing SPI. + + "^i2c@[0-9a-f]+$": + $ref: ../i2c/atmel,at91sam-i2c.yaml + description: + Child node describing I2C. + +required: + - compatible + - reg + - clocks + - "#address-cells" + - "#size-cells" + - ranges + - atmel,flexcom-mode + +additionalProperties: false + +examples: + - | + #include + + flx0: flexcom@f8034000 { + compatible = "atmel,sama5d2-flexcom"; + reg = <0xf8034000 0x200>; + clocks = <&flx0_clk>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0xf8034000 0x800>; + atmel,flexcom-mode = <2>; + }; +... diff --git a/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt b/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt deleted file mode 100644 index 9d837535637b..000000000000 --- a/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt +++ /dev/null @@ -1,63 +0,0 @@ -* Device tree bindings for Atmel Flexcom (Flexible Serial Communication Unit) - -The Atmel Flexcom is just a wrapper which embeds a SPI controller, an I2C -controller and an USART. Only one function can be used at a time and is chosen -at boot time according to the device tree. - -Required properties: -- compatible: Should be "atmel,sama5d2-flexcom" -- reg: Should be the offset/length value for Flexcom dedicated - I/O registers (without USART, TWI or SPI registers). -- clocks: Should be the Flexcom peripheral clock from PMC. -- #address-cells: Should be <1> -- #size-cells: Should be <1> -- ranges: Should be one range for the full I/O register region - (including USART, TWI and SPI registers). -- atmel,flexcom-mode: Should be one of the following values: - - <1> for USART - - <2> for SPI - - <3> for I2C - -Required child: -A single available child device of type matching the "atmel,flexcom-mode" -property. - -The phandle provided by the clocks property of the child is the same as one for -the Flexcom parent. - -For other properties, please refer to the documentations of the respective -device: -- ../serial/atmel-usart.txt -- ../spi/spi_atmel.txt -- ../i2c/i2c-at91.txt - -Example: - -flexcom@f8034000 { - compatible = "atmel,sama5d2-flexcom"; - reg = <0xf8034000 0x200>; - clocks = <&flx0_clk>; - #address-cells = <1>; - #size-cells = <1>; - ranges = <0x0 0xf8034000 0x800>; - atmel,flexcom-mode = <2>; - - spi@400 { - compatible = "atmel,at91rm9200-spi"; - reg = <0x400 0x200>; - interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_flx0_default>; - #address-cells = <1>; - #size-cells = <0>; - clocks = <&flx0_clk>; - clock-names = "spi_clk"; - atmel,fifo-size = <32>; - - flash@0 { - compatible = "atmel,at25f512b"; - reg = <0>; - spi-max-frequency = <20000000>; - }; - }; -}; -- 2.25.1