Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp783137rwn; Thu, 8 Sep 2022 08:43:03 -0700 (PDT) X-Google-Smtp-Source: AA6agR5SiImF2h16BBfEWANVDCwolZDKJ41vwSIYbpY3fygG3FfzW/YGqXU8w5uNAEJny/uwIvV1 X-Received: by 2002:aa7:8115:0:b0:537:bd1e:1519 with SMTP id b21-20020aa78115000000b00537bd1e1519mr9556331pfi.14.1662651783024; Thu, 08 Sep 2022 08:43:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662651783; cv=none; d=google.com; s=arc-20160816; b=GxLQq44JeMrUL0b7fvSi8j/kVQLONtdEAjwDMTmol++mf9T99a++7Prd7WMIa0x0V+ xbZ2qNaX4LV8PgRhYlfHJAjPmJyWlimXcyPY94t/ZWRefPm/VZYxVhjEBQewct1lyKii 26in9z5itxIhoJ4Hxh/XuP/sz4y+g6UwsTyd/9jEcoUu18TlUnTFOGKk5Baav6fJjmUC bNmyB1Ai3MXzWGqXjgeFjjmu7CLv77zUIvFVPHOSasLCIs0v3MTbnEDLq+wUd1BxcpLQ w+TlVcJgqxl99rMKSzmFUxgk+uEMGj//xbXrBwXFnOfJ3TQczTw7l6IxSmQNG7ZPAPJ5 C8jA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=xbrjulo2m0dsBzQCoLwb6zVTwg3ojK4vfKupHzCWa5k=; b=tLWK976MMFxQX530Th6sMfj9YElijKAs5ZYoSt2qwR1nSMZkAV0xRO7cPfM9Qjd9jE 4pC2X18gCBsYrHhCkVu1+zbQgGP2J0RXqd5j27cq0VSLYyw+ZyOKHN85VgLUgLY6GDhH R+Yzsje5O0hdVaO1PuWC0YBRaYjk4KiFFyhMjx1D10zT1VH625G6iZMCXwX8xxvQaJiN fvc6iEOw0Eeu56HAtTUzlc3VCqdC7uhn6DANVvKfQbY8rYN5SdTZMfc9yLwyYcBUnnHI rwM/1XOAtfkkk2+djDBu2g1b5Lw2FnPEmICpVdjVra6yM3HMPHg/z9hBuNGj6U77Hvgb dFSQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vGl6dF+7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b10-20020a170902a9ca00b0016cf48bd5cfsi15094474plr.78.2022.09.08.08.42.46; Thu, 08 Sep 2022 08:43:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=vGl6dF+7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232806AbiIHPHQ (ORCPT + 99 others); Thu, 8 Sep 2022 11:07:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35768 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231149AbiIHPHN (ORCPT ); Thu, 8 Sep 2022 11:07:13 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3E724E7F86; Thu, 8 Sep 2022 08:07:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1662649633; x=1694185633; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=iuAjyc1ugtmuoCOqD949Mhnzk0rdZNDHFNljvvP0vFY=; b=vGl6dF+7dYYfI7ln4h7qhjbhKppETPzsQVoi0up2Kxr7oSjyd93aVQQU HhpkLioBahMzkbX+HNfW5+3UlpaEAygRI3qr+4LiIXPYMbRuGMHJXIVvi cSLB/j+axKHph0ZELfNbBguMJdOSFvZV++x6Qus9NXTTUlsVlbB9qI1KE 80YKtlggbsG+MW2IY9JVnljyIyOPA3uxm0YPSZfzZlujNoFFVX9+eMZfh yg+PSH4TiyhV+HtDo2vRqCbSPEO0eZLUcBnbtWG98yRSfy00S3c+h3dEj V0QjsmCs3U9V2RJ53L8qR6Ck4IFz/4OwR2YZOmEC0vqKfLvGi1WGtyYNu Q==; X-IronPort-AV: E=Sophos;i="5.93,300,1654585200"; d="scan'208";a="189991970" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Sep 2022 08:07:13 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Thu, 8 Sep 2022 08:07:09 -0700 Received: from kavya.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Thu, 8 Sep 2022 08:07:06 -0700 From: Kavyasree Kotagiri To: CC: , , , , , , , Subject: [RESEND PATCH v9 0/3] Add support for lan966x flexcom chip-select configuration Date: Thu, 8 Sep 2022 13:06:55 -0200 Message-ID: <20220908150658.1839520-1-kavyasree.kotagiri@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series converts atmel-flexcom bindings into json-schema format. Adds support for lan966x flexcom chip-select configurations and its DT bindings. v8 -> v9: - generated patches on linux-next v6.0.0-rc4 to resend. - Changed reference provided for spi bindings to atmel,at91rm9200-spi.yaml v7 -> v8: - Added back patternProperties for child nodes. - Changed compatible string to microchip,lan9668-flexcom. v6 -> v7: - Change filename to atmel,sama5d2-flexcom.yaml - Add #address-cells, #size-cells to flexcom node - Fixed warnings. v5 -> v6: - Removed spi node from example as suggested by Rob and also pattern properties(spi dt-bindings conversion to yaml patch is under review). https://patchwork.kernel.org/project/linux-arm-kernel/patch/20220629125804.137099-1-sergiu.moga@microchip.com/ Once this is accepted, I will add back spi example through new patch. v4 -> v5: - Fix indentations of DT example. - Fix dt-schema errors - removed minItems, maxItems for allOf:if:then "reg" property as it is not required. v3 -> v4: - Fix dtschema errors. - Add a condition to flexcom chip-selects configuration as chip-select lines are optional. v2 -> v3: - changed IRQ flag in dt-bindings example. - added reg property specific to lan66x which is missed in v2. - used goto label for clk_disable in error cases. v1 -> v2: - minor fix in title of dt-bindings. - Modified new dt properties usage in atmel,flexcom.yaml. - Used GENMASK and macros for maximum allowed values. - Use u32 values for flexcom chipselects instead of strings. - disable clock in case of errors. Kavyasree Kotagiri (3): dt-bindings: mfd: Convert atmel-flexcom to json-schema dt-bindings: mfd: atmel,sama5d2-flexcom: Add new compatible string for lan966x mfd: atmel-flexcom: Add support for lan966x flexcom chip-select configuration .../bindings/mfd/atmel,sama5d2-flexcom.yaml | 154 ++++++++++++++++++ .../devicetree/bindings/mfd/atmel-flexcom.txt | 63 ------- drivers/mfd/atmel-flexcom.c | 94 ++++++++++- 3 files changed, 247 insertions(+), 64 deletions(-) create mode 100644 Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml delete mode 100644 Documentation/devicetree/bindings/mfd/atmel-flexcom.txt -- 2.25.1