Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Richard Acayan <mailingradian@gmail.com>
To:     krzysztof.kozlowski@linaro.org
Cc:     linux-arm-msm@vger.kernel.org, andersson@kernel.org,
        agross@kernel.org, konrad.dybcio@somainline.org,
        mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, tdas@codeaurora.org,
        linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org,
        ~postmarketos/upstreaming@lists.sr.ht, caleb@connolly.tech,
        jo@jsfamily.in, Richard Acayan <mailingradian@gmail.com>
Subject: Re: [PATCH v2 3/3] clk: qcom: gcc-sdm845: add sdm670 global clock data
Date:   Thu,  8 Sep 2022 19:02:43 -0400
Message-Id: <20220908230243.207783-1-mailingradian@gmail.com>
In-Reply-To: <8233a19a-9b0b-6962-6f36-381c8f380ad3@linaro.org>
References: <8233a19a-9b0b-6962-6f36-381c8f380ad3@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: bulk

> > @@ -3515,6 +3881,7 @@ static const struct qcom_reset_map gcc_sdm845_resets[] = {
> >  	[GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000 },
> >  	[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },
> >  	[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },
> > +	[GCC_SDCC1_BCR] = { 0x26000 },
> 
> You are changing existing SDM845, so this should be separate patch with
> its own explanation.

I only added this reset for the sake of completeness. It is not used in my
initial dtsi so I will drop it from this series. It can be added later if
it is needed for a specific device.