Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
MIME-Version: 1.0
References: <20220909073456.239668-1-gengcixi@gmail.com> <20220909073456.239668-2-gengcixi@gmail.com>
 <Yxr0+LJWWsF53dr2@google.com> <CAF12kFteDZLk-2PBufnuar43bgPzoxWsOjR0-zQ01ZqLyTCxQw@mail.gmail.com>
 <dc63bd52-edbf-d13b-86b3-db83bfd8b7e1@linaro.org> <CAF12kFt95PYcK249Zm8r+jZtEm3vGTd3AXn2DB_CG0Xf=3xeFQ@mail.gmail.com>
 <fe1838eb-8ec5-62a9-3d90-bf2fe4070535@linaro.org> <YxsofwCfTZqqJOiK@google.com>
In-Reply-To: <YxsofwCfTZqqJOiK@google.com>
From:   Cixi Geng <gengcixi@gmail.com>
Date:   Fri, 9 Sep 2022 22:26:51 +0800
Message-ID: <CAF12kFsGytPEqwDXiR+f7coKHeJp5vNP6EPzbcqUPDAggc5_yg@mail.gmail.com>
Subject: Re: [PATCH V7 1/2] dt-bindings: mfd: sprd: Add bindings for ums512
 global registers
To:     Lee Jones <lee@kernel.org>
Cc:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        krzysztof.kozlowski+dt@linaro.org,
        Orson Zhai <orsonzhai@gmail.com>,
        baolin.wang@linux.alibaba.com,
        Chunyan Zhang <zhang.lyra@gmail.com>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Devicetree List <devicetree@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        linux-clk@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

Lee Jones <lee@kernel.org> =E4=BA=8E2022=E5=B9=B49=E6=9C=889=E6=97=A5=E5=91=
=A8=E4=BA=94 19:50=E5=86=99=E9=81=93=EF=BC=9A
>
> On Fri, 09 Sep 2022, Krzysztof Kozlowski wrote:
>
> > On 09/09/2022 12:16, Cixi Geng wrote:
> > > Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> =E4=BA=8E2022=E5=
=B9=B49=E6=9C=889=E6=97=A5=E5=91=A8=E4=BA=94 17:57=E5=86=99=E9=81=93=EF=BC=
=9A
> > >>
> > >> On 09/09/2022 11:50, Cixi Geng wrote:
> > >>> Lee Jones <lee@kernel.org> =E4=BA=8E2022=E5=B9=B49=E6=9C=889=E6=97=
=A5=E5=91=A8=E4=BA=94 16:10=E5=86=99=E9=81=93=EF=BC=9A
> > >>>>
> > >>>> On Fri, 09 Sep 2022, Cixi Geng wrote:
> > >>>>
> > >>>>> From: Chunyan Zhang <chunyan.zhang@unisoc.com>
> > >>>>>
> > >>>>> Add bindings for Unisoc system global register which provide regi=
ster map
> > >>>>> for clocks.
> > >>>>>
> > >>>>> Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com>
> > >>>>> Signed-off-by: Cixi Geng <cixi.geng1@unisoc.com>
> > >>>>> Reviewed-by: Rob Herring <robh@kernel.org>
> > >>>>> ---
> > >>>>>  .../bindings/mfd/sprd,ums512-glbreg.yaml      | 68 +++++++++++++=
++++++
> > >>>>>  1 file changed, 68 insertions(+)
> > >>>>>  create mode 100644 Documentation/devicetree/bindings/mfd/sprd,um=
s512-glbreg.yaml
> > >>>>
> > >>>> I'll take this when the clk driver changes are merged.
> > >>> this patch is depends on the clk dt-bingdings, which is already mer=
ged [1]
> > >>
> > >> which is merged to different tree, so this one here cannot go via MF=
D
> > >> tree without cross-tree merges.
> > > Hi Krzysztof:
> > > I test on the latest kernel 506357871c18e06565840d71c2ef9f818e19f460
> > > (torvalds/master) version:6.0.0.rc4
> > > what you mean is I must warting your branch upgrade the cross-tree?
> >
> > Ah, you linked email message so that rather indicated applying to clk
> > tree, but indeed it is already in the mainline.
>
> ... and also, I'm *still* not playing that game with DT bindings.
>
> It's bad enough that we have to sync across subsystems to avoid
> build-breakages.  If documentation comes together in -next and
> subsequently Mainline that should be adequate.
>
> I doubt Linus is running DT checker(s) on each pull-request he merges,
> nor are there any stipulations for DT bindings to be bisectable
> post-merge.

Thanks Lee and Krzysztof's review. I wiil send the patch a new version to
add the adress-cell  const property.and I think we have agreed on that
the dependent patch already exist in mainline.
so these patches can applied as long as no other issues.

Best regards,
Cixi
>
> --
> Lee Jones [=E6=9D=8E=E7=90=BC=E6=96=AF]