Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Mon, 12 Sep 2022 12:26:45 +0200
From:   Sebastian Reichel <sebastian.reichel@collabora.com>
To:     ChiaEn Wu <peterwu.pub@gmail.com>
Cc:     pavel@ucw.cz, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, matthias.bgg@gmail.com,
        jic23@kernel.org, lars@metafoo.de, broonie@kernel.org,
        mazziesaccount@gmail.com, chiaen_wu@richtek.com,
        alice_chen@richtek.com, cy_huang@richtek.com,
        linux-leds@vger.kernel.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-pm@vger.kernel.org, linux-iio@vger.kernel.org,
        szunichen@gmail.com, Andy Shevchenko <andy.shevchenko@gmail.com>
Subject: Re: [PATCH v10 6/8] power: supply: mt6370: Add MediaTek MT6370
 charger driver
Message-ID: <20220912102645.els7ku3dyo7rnwzh@mercury.elektranox.org>
References: <cover.1662476695.git.chiaen_wu@richtek.com>
 <1d78dcff1eddcc116b7337e91b191ec2c2edf433.1662476695.git.chiaen_wu@richtek.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
        protocol="application/pgp-signature"; boundary="dht4xttsqlfi4r5j"
Content-Disposition: inline
In-Reply-To: <1d78dcff1eddcc116b7337e91b191ec2c2edf433.1662476695.git.chiaen_wu@richtek.com>
Precedence: bulk


--dht4xttsqlfi4r5j
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

Hi,

On Tue, Sep 06, 2022 at 04:34:02PM +0800, ChiaEn Wu wrote:
> From: ChiaEn Wu <chiaen_wu@richtek.com>
>=20
> MediaTek MT6370 is a SubPMIC consisting of a single cell battery charger
> with ADC monitoring, RGB LEDs, dual channel flashlight, WLED backlight
> driver, display bias voltage supply, one general purpose LDO, and the
> USB Type-C & PD controller complies with the latest USB Type-C and PD
> standards.
>=20
> Add support for the MediaTek MT6370 Charger driver. The charger module
> of MT6370 supports High-Accuracy Voltage/Current Regulation,
> Average Input Current Regulation, Battery Temperature Sensing,
> Over-Temperature Protection, DPDM Detection for BC1.2.
>=20
> Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
> Signed-off-by: ChiaEn Wu <chiaen_wu@richtek.com>
> ---

Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com>

-- Sebastian

>=20
> v10
> - Add a feature (disable input current limit) in 'mt6370_chg_init_setting=
()'
> - Add the header file <linux/devm-helpers.h> for using
>   'devm_work_autocancel()' and 'devm_delayed_work_autocancel()
> - Rename 'pwr_rdy' to 'opposite_pwr_rdy' in 'mt6370_chg_pwr_rdy_check()'
> - Rename enum elements
>   ('MT6370_ATTACH_STAT_ATTACH_BC12_NOT_DONE' -->
>    'MT6370_ATTACH_STAT_ATTACH_WAIT_FOR_BC12')
> - Revise the assignment value of 'val.intval' in
>   'mt6370_chg_pwr_rdy_check()' to make the code easy to read.
> - Revise the initialization of bc12_work (INIT_WORK() -->
>   using devm_work_autocancel()) and mivr_dwork
>   (INIT_DELAYED_WORK + devm_add_action_or_reset() -->
>    devm_delayed_work_autocancel())
> ---
>  drivers/power/supply/Kconfig          |  14 +
>  drivers/power/supply/Makefile         |   1 +
>  drivers/power/supply/mt6370-charger.c | 961 ++++++++++++++++++++++++++++=
++++++
>  3 files changed, 976 insertions(+)
>  create mode 100644 drivers/power/supply/mt6370-charger.c
>=20
> diff --git a/drivers/power/supply/Kconfig b/drivers/power/supply/Kconfig
> index 1aa8323..591deb8 100644
> --- a/drivers/power/supply/Kconfig
> +++ b/drivers/power/supply/Kconfig
> @@ -619,6 +619,20 @@ config CHARGER_MT6360
>  	  Average Input Current Regulation, Battery Temperature Sensing,
>  	  Over-Temperature Protection, DPDM Detection for BC1.2.
> =20
> +config CHARGER_MT6370
> +	tristate "MediaTek MT6370 Charger Driver"
> +	depends on MFD_MT6370
> +	depends on REGULATOR
> +	select LINEAR_RANGES
> +	help
> +	  Say Y here to enable MT6370 Charger Part.
> +	  The device supports High-Accuracy Voltage/Current Regulation,
> +	  Average Input Current Regulation, Battery Temperature Sensing,
> +	  Over-Temperature Protection, DPDM Detection for BC1.2.
> +
> +	  This driver can also be built as a module. If so, the module
> +	  will be called "mt6370-charger".
> +
>  config CHARGER_QCOM_SMBB
>  	tristate "Qualcomm Switch-Mode Battery Charger and Boost"
>  	depends on MFD_SPMI_PMIC || COMPILE_TEST
> diff --git a/drivers/power/supply/Makefile b/drivers/power/supply/Makefile
> index 7f02f36..8c95276 100644
> --- a/drivers/power/supply/Makefile
> +++ b/drivers/power/supply/Makefile
> @@ -82,6 +82,7 @@ obj-$(CONFIG_CHARGER_MAX8997)	+=3D max8997_charger.o
>  obj-$(CONFIG_CHARGER_MAX8998)	+=3D max8998_charger.o
>  obj-$(CONFIG_CHARGER_MP2629)	+=3D mp2629_charger.o
>  obj-$(CONFIG_CHARGER_MT6360)	+=3D mt6360_charger.o
> +obj-$(CONFIG_CHARGER_MT6370)	+=3D mt6370-charger.o
>  obj-$(CONFIG_CHARGER_QCOM_SMBB)	+=3D qcom_smbb.o
>  obj-$(CONFIG_CHARGER_BQ2415X)	+=3D bq2415x_charger.o
>  obj-$(CONFIG_CHARGER_BQ24190)	+=3D bq24190_charger.o
> diff --git a/drivers/power/supply/mt6370-charger.c b/drivers/power/supply=
/mt6370-charger.c
> new file mode 100644
> index 0000000..716cba2
> --- /dev/null
> +++ b/drivers/power/supply/mt6370-charger.c
> @@ -0,0 +1,961 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2022 Richtek Technology Corp.
> + *
> + * Author: ChiaEn Wu <chiaen_wu@richtek.com>
> + */
> +
> +#include <linux/bitfield.h>
> +#include <linux/bits.h>
> +#include <linux/devm-helpers.h>
> +#include <linux/gpio/consumer.h>
> +#include <linux/iio/consumer.h>
> +#include <linux/init.h>
> +#include <linux/interrupt.h>
> +#include <linux/kernel.h>
> +#include <linux/linear_range.h>
> +#include <linux/module.h>
> +#include <linux/of.h>
> +#include <linux/platform_device.h>
> +#include <linux/power_supply.h>
> +#include <linux/regmap.h>
> +#include <linux/regulator/driver.h>
> +#include <linux/workqueue.h>
> +
> +#define MT6370_REG_CHG_CTRL1		0x111
> +#define MT6370_REG_CHG_CTRL2		0x112
> +#define MT6370_REG_CHG_CTRL3		0x113
> +#define MT6370_REG_CHG_CTRL4		0x114
> +#define MT6370_REG_CHG_CTRL5		0x115
> +#define MT6370_REG_CHG_CTRL6		0x116
> +#define MT6370_REG_CHG_CTRL7		0x117
> +#define MT6370_REG_CHG_CTRL8		0x118
> +#define MT6370_REG_CHG_CTRL9		0x119
> +#define MT6370_REG_CHG_CTRL10		0x11A
> +#define MT6370_REG_DEVICE_TYPE		0x122
> +#define MT6370_REG_USB_STATUS1		0x127
> +#define MT6370_REG_CHG_STAT		0x14A
> +#define MT6370_REG_FLED_EN		0x17E
> +#define MT6370_REG_CHG_STAT1		0X1D0
> +#define MT6370_REG_OVPCTRL_STAT		0x1D8
> +
> +#define MT6370_VOBST_MASK		GENMASK(7, 2)
> +#define MT6370_OTG_PIN_EN_MASK		BIT(1)
> +#define MT6370_OPA_MODE_MASK		BIT(0)
> +#define MT6370_OTG_OC_MASK		GENMASK(2, 0)
> +
> +#define MT6370_MIVR_IBUS_TH_100_mA	100000
> +#define MT6370_ADC_CHAN_IBUS		5
> +#define MT6370_ADC_CHAN_MAX		9
> +
> +enum mt6370_chg_reg_field {
> +	/* MT6370_REG_CHG_CTRL2 */
> +	F_IINLMTSEL, F_CFO_EN, F_CHG_EN,
> +	/* MT6370_REG_CHG_CTRL3 */
> +	F_IAICR, F_AICR_EN, F_ILIM_EN,
> +	/* MT6370_REG_CHG_CTRL4 */
> +	F_VOREG,
> +	/* MT6370_REG_CHG_CTRL6 */
> +	F_VMIVR,
> +	/* MT6370_REG_CHG_CTRL7 */
> +	F_ICHG,
> +	/* MT6370_REG_CHG_CTRL8 */
> +	F_IPREC,
> +	/* MT6370_REG_CHG_CTRL9 */
> +	F_IEOC,
> +	/* MT6370_REG_DEVICE_TYPE */
> +	F_USBCHGEN,
> +	/* MT6370_REG_USB_STATUS1 */
> +	F_USB_STAT, F_CHGDET,
> +	/* MT6370_REG_CHG_STAT */
> +	F_CHG_STAT, F_BOOST_STAT, F_VBAT_LVL,
> +	/* MT6370_REG_FLED_EN */
> +	F_FL_STROBE,
> +	/* MT6370_REG_CHG_STAT1 */
> +	F_CHG_MIVR_STAT,
> +	/* MT6370_REG_OVPCTRL_STAT */
> +	F_UVP_D_STAT,
> +	F_MAX
> +};
> +
> +enum mt6370_irq {
> +	MT6370_IRQ_ATTACH_I =3D 0,
> +	MT6370_IRQ_UVP_D_EVT,
> +	MT6370_IRQ_MIVR,
> +	MT6370_IRQ_MAX
> +};
> +
> +struct mt6370_priv {
> +	struct device *dev;
> +	struct iio_channel *iio_adcs;
> +	struct mutex attach_lock;
> +	struct power_supply *psy;
> +	struct regmap *regmap;
> +	struct regmap_field *rmap_fields[F_MAX];
> +	struct regulator_dev *rdev;
> +	struct workqueue_struct *wq;
> +	struct work_struct bc12_work;
> +	struct delayed_work mivr_dwork;
> +	unsigned int irq_nums[MT6370_IRQ_MAX];
> +	int attach;
> +	int psy_usb_type;
> +	bool pwr_rdy;
> +};
> +
> +enum mt6370_usb_status {
> +	MT6370_USB_STAT_NO_VBUS =3D 0,
> +	MT6370_USB_STAT_VBUS_FLOW_IS_UNDER_GOING,
> +	MT6370_USB_STAT_SDP,
> +	MT6370_USB_STAT_SDP_NSTD,
> +	MT6370_USB_STAT_DCP,
> +	MT6370_USB_STAT_CDP,
> +	MT6370_USB_STAT_MAX
> +};
> +
> +struct mt6370_chg_field {
> +	const char *name;
> +	const struct linear_range *range;
> +	struct reg_field field;
> +};
> +
> +enum {
> +	MT6370_RANGE_F_IAICR =3D 0,
> +	MT6370_RANGE_F_VOREG,
> +	MT6370_RANGE_F_VMIVR,
> +	MT6370_RANGE_F_ICHG,
> +	MT6370_RANGE_F_IPREC,
> +	MT6370_RANGE_F_IEOC,
> +	MT6370_RANGE_F_MAX
> +};
> +
> +static const struct linear_range mt6370_chg_ranges[MT6370_RANGE_F_MAX] =
=3D {
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_IAICR, 100000, 0x0, 0x3F, 50000),
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_VOREG, 3900000, 0x0, 0x51, 10000),
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_VMIVR, 3900000, 0x0, 0x5F, 100000),
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_ICHG, 900000, 0x08, 0x31, 100000),
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_IPREC, 100000, 0x0, 0x0F, 50000),
> +	LINEAR_RANGE_IDX(MT6370_RANGE_F_IEOC, 100000, 0x0, 0x0F, 50000),
> +};
> +
> +#define MT6370_CHG_FIELD(_fd, _reg, _lsb, _msb)				\
> +[_fd] =3D {								\
> +	.name =3D #_fd,							\
> +	.range =3D NULL,							\
> +	.field =3D REG_FIELD(_reg, _lsb, _msb),				\
> +}
> +
> +#define MT6370_CHG_FIELD_RANGE(_fd, _reg, _lsb, _msb)			\
> +[_fd] =3D {								\
> +	.name =3D #_fd,							\
> +	.range =3D &mt6370_chg_ranges[MT6370_RANGE_##_fd],		\
> +	.field =3D REG_FIELD(_reg, _lsb, _msb),				\
> +}
> +
> +static const struct mt6370_chg_field mt6370_chg_fields[F_MAX] =3D {
> +	MT6370_CHG_FIELD(F_IINLMTSEL, MT6370_REG_CHG_CTRL2, 2, 3),
> +	MT6370_CHG_FIELD(F_CFO_EN, MT6370_REG_CHG_CTRL2, 1, 1),
> +	MT6370_CHG_FIELD(F_CHG_EN, MT6370_REG_CHG_CTRL2, 0, 0),
> +	MT6370_CHG_FIELD_RANGE(F_IAICR, MT6370_REG_CHG_CTRL3, 2, 7),
> +	MT6370_CHG_FIELD(F_AICR_EN, MT6370_REG_CHG_CTRL3, 1, 1),
> +	MT6370_CHG_FIELD(F_ILIM_EN, MT6370_REG_CHG_CTRL3, 0, 0),
> +	MT6370_CHG_FIELD_RANGE(F_VOREG, MT6370_REG_CHG_CTRL4, 1, 7),
> +	MT6370_CHG_FIELD_RANGE(F_VMIVR, MT6370_REG_CHG_CTRL6, 1, 7),
> +	MT6370_CHG_FIELD_RANGE(F_ICHG, MT6370_REG_CHG_CTRL7, 2, 7),
> +	MT6370_CHG_FIELD_RANGE(F_IPREC, MT6370_REG_CHG_CTRL8, 0, 3),
> +	MT6370_CHG_FIELD_RANGE(F_IEOC, MT6370_REG_CHG_CTRL9, 4, 7),
> +	MT6370_CHG_FIELD(F_USBCHGEN, MT6370_REG_DEVICE_TYPE, 7, 7),
> +	MT6370_CHG_FIELD(F_USB_STAT, MT6370_REG_USB_STATUS1, 4, 6),
> +	MT6370_CHG_FIELD(F_CHGDET, MT6370_REG_USB_STATUS1, 3, 3),
> +	MT6370_CHG_FIELD(F_CHG_STAT, MT6370_REG_CHG_STAT, 6, 7),
> +	MT6370_CHG_FIELD(F_BOOST_STAT, MT6370_REG_CHG_STAT, 3, 3),
> +	MT6370_CHG_FIELD(F_VBAT_LVL, MT6370_REG_CHG_STAT, 5, 5),
> +	MT6370_CHG_FIELD(F_FL_STROBE, MT6370_REG_FLED_EN, 2, 2),
> +	MT6370_CHG_FIELD(F_CHG_MIVR_STAT, MT6370_REG_CHG_STAT1, 6, 6),
> +	MT6370_CHG_FIELD(F_UVP_D_STAT, MT6370_REG_OVPCTRL_STAT, 4, 4),
> +};
> +
> +static inline int mt6370_chg_field_get(struct mt6370_priv *priv,
> +				       enum mt6370_chg_reg_field fd,
> +				       unsigned int *val)
> +{
> +	int ret;
> +	unsigned int reg_val;
> +
> +	ret =3D regmap_field_read(priv->rmap_fields[fd], &reg_val);
> +	if (ret)
> +		return ret;
> +
> +	if (mt6370_chg_fields[fd].range)
> +		return linear_range_get_value(mt6370_chg_fields[fd].range,
> +					       reg_val, val);
> +
> +	*val =3D reg_val;
> +	return 0;
> +}
> +
> +static inline int mt6370_chg_field_set(struct mt6370_priv *priv,
> +				       enum mt6370_chg_reg_field fd,
> +				       unsigned int val)
> +{
> +	int ret;
> +	bool f;
> +	const struct linear_range *r;
> +
> +	if (mt6370_chg_fields[fd].range) {
> +		r =3D mt6370_chg_fields[fd].range;
> +
> +		if (fd =3D=3D F_VMIVR) {
> +			ret =3D linear_range_get_selector_high(r, val, &val, &f);
> +			if (ret)
> +				val =3D r->max_sel;
> +		} else {
> +			linear_range_get_selector_within(r, val, &val);
> +		}
> +	}
> +
> +	return regmap_field_write(priv->rmap_fields[fd], val);
> +}
> +
> +enum {
> +	MT6370_CHG_STAT_READY =3D 0,
> +	MT6370_CHG_STAT_CHARGE_IN_PROGRESS,
> +	MT6370_CHG_STAT_DONE,
> +	MT6370_CHG_STAT_FAULT,
> +	MT6370_CHG_STAT_MAX
> +};
> +
> +enum {
> +	MT6370_ATTACH_STAT_DETACH =3D 0,
> +	MT6370_ATTACH_STAT_ATTACH_WAIT_FOR_BC12,
> +	MT6370_ATTACH_STAT_ATTACH_BC12_DONE,
> +	MT6370_ATTACH_STAT_ATTACH_MAX
> +};
> +
> +static int mt6370_chg_otg_of_parse_cb(struct device_node *of,
> +				      const struct regulator_desc *rdesc,
> +				      struct regulator_config *rcfg)
> +{
> +	struct mt6370_priv *priv =3D rcfg->driver_data;
> +
> +	rcfg->ena_gpiod =3D fwnode_gpiod_get_index(of_fwnode_handle(of),
> +						 "enable", 0, GPIOD_OUT_LOW |
> +						 GPIOD_FLAGS_BIT_NONEXCLUSIVE,
> +						 rdesc->name);
> +	if (IS_ERR(rcfg->ena_gpiod)) {
> +		rcfg->ena_gpiod =3D NULL;
> +		return 0;
> +	}
> +
> +	return regmap_update_bits(priv->regmap, MT6370_REG_CHG_CTRL1,
> +				  MT6370_OTG_PIN_EN_MASK,
> +				  MT6370_OTG_PIN_EN_MASK);
> +}
> +
> +static void mt6370_chg_bc12_work_func(struct work_struct *work)
> +{
> +	struct mt6370_priv *priv =3D container_of(work, struct mt6370_priv,
> +						bc12_work);
> +	int ret;
> +	bool rpt_psy =3D false;
> +	unsigned int attach, usb_stat;
> +
> +	mutex_lock(&priv->attach_lock);
> +	attach =3D priv->attach;
> +
> +	switch (attach) {
> +	case MT6370_ATTACH_STAT_DETACH:
> +		usb_stat =3D 0;
> +		break;
> +	case MT6370_ATTACH_STAT_ATTACH_WAIT_FOR_BC12:
> +		ret =3D mt6370_chg_field_set(priv, F_USBCHGEN, attach);
> +		if (ret)
> +			dev_err(priv->dev, "Failed to enable USB CHG EN\n");
> +		goto bc12_work_func_out;
> +	case MT6370_ATTACH_STAT_ATTACH_BC12_DONE:
> +		ret =3D mt6370_chg_field_get(priv, F_USB_STAT, &usb_stat);
> +		if (ret) {
> +			dev_err(priv->dev, "Failed to get USB status\n");
> +			goto bc12_work_func_out;
> +		}
> +		break;
> +	default:
> +		dev_err(priv->dev, "Invalid attach state\n");
> +		goto bc12_work_func_out;
> +	}
> +
> +	rpt_psy =3D true;
> +
> +	switch (usb_stat) {
> +	case MT6370_USB_STAT_SDP:
> +	case MT6370_USB_STAT_SDP_NSTD:
> +		priv->psy_usb_type =3D POWER_SUPPLY_USB_TYPE_SDP;
> +		break;
> +	case MT6370_USB_STAT_DCP:
> +		priv->psy_usb_type =3D POWER_SUPPLY_USB_TYPE_DCP;
> +		break;
> +	case MT6370_USB_STAT_CDP:
> +		priv->psy_usb_type =3D POWER_SUPPLY_USB_TYPE_CDP;
> +		break;
> +	case MT6370_USB_STAT_NO_VBUS:
> +	case MT6370_USB_STAT_VBUS_FLOW_IS_UNDER_GOING:
> +	default:
> +		priv->psy_usb_type =3D POWER_SUPPLY_USB_TYPE_UNKNOWN;
> +		break;
> +	}
> +
> +bc12_work_func_out:
> +	mutex_unlock(&priv->attach_lock);
> +
> +	if (rpt_psy)
> +		power_supply_changed(priv->psy);
> +}
> +
> +static int mt6370_chg_toggle_cfo(struct mt6370_priv *priv)
> +{
> +	int ret;
> +	unsigned int fl_strobe;
> +
> +	/* check if flash led in strobe mode */
> +	ret =3D mt6370_chg_field_get(priv, F_FL_STROBE, &fl_strobe);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get FL_STROBE_EN\n");
> +		return ret;
> +	}
> +
> +	if (fl_strobe) {
> +		dev_err(priv->dev, "Flash led is still in strobe mode\n");
> +		return ret;
> +	}
> +
> +	/* cfo off */
> +	ret =3D mt6370_chg_field_set(priv, F_CFO_EN, 0);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to disable CFO_EN\n");
> +		return ret;
> +	}
> +
> +	/* cfo on */
> +	ret =3D mt6370_chg_field_set(priv, F_CFO_EN, 1);
> +	if (ret)
> +		dev_err(priv->dev, "Failed to enable CFO_EN\n");
> +
> +	return ret;
> +}
> +
> +static int mt6370_chg_read_adc_chan(struct mt6370_priv *priv, unsigned i=
nt chan,
> +				    int *val)
> +{
> +	int ret;
> +
> +	if (chan >=3D MT6370_ADC_CHAN_MAX)
> +		return -EINVAL;
> +
> +	ret =3D iio_read_channel_processed(&priv->iio_adcs[chan], val);
> +	if (ret)
> +		dev_err(priv->dev, "Failed to read ADC\n");
> +
> +	return ret;
> +}
> +
> +static void mt6370_chg_mivr_dwork_func(struct work_struct *work)
> +{
> +	struct mt6370_priv *priv =3D container_of(work, struct mt6370_priv,
> +						mivr_dwork.work);
> +	int ret;
> +	unsigned int mivr_stat, ibus;
> +
> +	ret =3D mt6370_chg_field_get(priv, F_CHG_MIVR_STAT, &mivr_stat);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get mivr state\n");
> +		goto mivr_handler_out;
> +	}
> +
> +	if (!mivr_stat)
> +		goto mivr_handler_out;
> +
> +	ret =3D mt6370_chg_read_adc_chan(priv, MT6370_ADC_CHAN_IBUS, &ibus);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get ibus\n");
> +		goto mivr_handler_out;
> +	}
> +
> +	if (ibus < MT6370_MIVR_IBUS_TH_100_mA) {
> +		ret =3D mt6370_chg_toggle_cfo(priv);
> +		if (ret)
> +			dev_err(priv->dev, "Failed to toggle cfo\n");
> +	}
> +
> +mivr_handler_out:
> +	enable_irq(priv->irq_nums[MT6370_IRQ_MIVR]);
> +	pm_relax(priv->dev);
> +}
> +
> +static void mt6370_chg_pwr_rdy_check(struct mt6370_priv *priv)
> +{
> +	int ret;
> +	unsigned int opposite_pwr_rdy, otg_en;
> +	union power_supply_propval val;
> +
> +	/* Check in OTG mode or not */
> +	ret =3D mt6370_chg_field_get(priv, F_BOOST_STAT, &otg_en);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get OTG state\n");
> +		return;
> +	}
> +
> +	if (otg_en)
> +		return;
> +
> +	ret =3D mt6370_chg_field_get(priv, F_UVP_D_STAT, &opposite_pwr_rdy);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get opposite power ready state\n");
> +		return;
> +	}
> +
> +	val.intval =3D opposite_pwr_rdy ?
> +		     MT6370_ATTACH_STAT_DETACH :
> +		     MT6370_ATTACH_STAT_ATTACH_WAIT_FOR_BC12;
> +
> +	ret =3D power_supply_set_property(priv->psy, POWER_SUPPLY_PROP_ONLINE,
> +					&val);
> +	if (ret)
> +		dev_err(priv->dev, "Failed to start attach/detach flow\n");
> +}
> +
> +static int mt6370_chg_get_online(struct mt6370_priv *priv,
> +				 union power_supply_propval *val)
> +{
> +	mutex_lock(&priv->attach_lock);
> +	val->intval =3D !!priv->attach;
> +	mutex_unlock(&priv->attach_lock);
> +
> +	return 0;
> +}
> +
> +static int mt6370_chg_get_status(struct mt6370_priv *priv,
> +				 union power_supply_propval *val)
> +{
> +	int ret;
> +	unsigned int chg_stat;
> +	union power_supply_propval online;
> +
> +	ret =3D power_supply_get_property(priv->psy, POWER_SUPPLY_PROP_ONLINE,
> +					&online);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get online status\n");
> +		return ret;
> +	}
> +
> +	if (!online.intval) {
> +		val->intval =3D POWER_SUPPLY_STATUS_DISCHARGING;
> +		return 0;
> +	}
> +
> +	ret =3D mt6370_chg_field_get(priv, F_CHG_STAT, &chg_stat);
> +	if (ret)
> +		return ret;
> +
> +	switch (chg_stat) {
> +	case MT6370_CHG_STAT_READY:
> +	case MT6370_CHG_STAT_FAULT:
> +		val->intval =3D POWER_SUPPLY_STATUS_NOT_CHARGING;
> +		return ret;
> +	case MT6370_CHG_STAT_CHARGE_IN_PROGRESS:
> +		val->intval =3D POWER_SUPPLY_STATUS_CHARGING;
> +		return ret;
> +	case MT6370_CHG_STAT_DONE:
> +		val->intval =3D POWER_SUPPLY_STATUS_FULL;
> +		return ret;
> +	default:
> +		val->intval =3D POWER_SUPPLY_STATUS_UNKNOWN;
> +		return ret;
> +	}
> +}
> +
> +static int mt6370_chg_get_charge_type(struct mt6370_priv *priv,
> +				      union power_supply_propval *val)
> +{
> +	int type, ret;
> +	unsigned int chg_stat, vbat_lvl;
> +
> +	ret =3D mt6370_chg_field_get(priv, F_CHG_STAT, &chg_stat);
> +	if (ret)
> +		return ret;
> +
> +	ret =3D mt6370_chg_field_get(priv, F_VBAT_LVL, &vbat_lvl);
> +	if (ret)
> +		return ret;
> +
> +	switch (chg_stat) {
> +	case MT6370_CHG_STAT_CHARGE_IN_PROGRESS:
> +		if (vbat_lvl)
> +			type =3D POWER_SUPPLY_CHARGE_TYPE_FAST;
> +		else
> +			type =3D POWER_SUPPLY_CHARGE_TYPE_TRICKLE;
> +		break;
> +	case MT6370_CHG_STAT_READY:
> +	case MT6370_CHG_STAT_DONE:
> +	case MT6370_CHG_STAT_FAULT:
> +	default:
> +		type =3D POWER_SUPPLY_CHARGE_TYPE_NONE;
> +		break;
> +	}
> +
> +	val->intval =3D type;
> +
> +	return 0;
> +}
> +
> +static int mt6370_chg_set_online(struct mt6370_priv *priv,
> +				 const union power_supply_propval *val)
> +{
> +	bool pwr_rdy =3D !!val->intval;
> +
> +	mutex_lock(&priv->attach_lock);
> +	if (pwr_rdy =3D=3D !!priv->attach) {
> +		dev_err(priv->dev, "pwr_rdy is same(%d)\n", pwr_rdy);
> +		mutex_unlock(&priv->attach_lock);
> +		return 0;
> +	}
> +
> +	priv->attach =3D pwr_rdy;
> +	mutex_unlock(&priv->attach_lock);
> +
> +	if (!queue_work(priv->wq, &priv->bc12_work))
> +		dev_err(priv->dev, "bc12 work has already queued\n");
> +
> +	return 0;
> +}
> +
> +static int mt6370_chg_get_property(struct power_supply *psy,
> +				   enum power_supply_property psp,
> +				   union power_supply_propval *val)
> +{
> +	struct mt6370_priv *priv =3D power_supply_get_drvdata(psy);
> +
> +	switch (psp) {
> +	case POWER_SUPPLY_PROP_ONLINE:
> +		return mt6370_chg_get_online(priv, val);
> +	case POWER_SUPPLY_PROP_STATUS:
> +		return mt6370_chg_get_status(priv, val);
> +	case POWER_SUPPLY_PROP_CHARGE_TYPE:
> +		return mt6370_chg_get_charge_type(priv, val);
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT:
> +		return mt6370_chg_field_get(priv, F_ICHG, &val->intval);
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT_MAX:
> +		val->intval =3D linear_range_get_max_value(&mt6370_chg_ranges[MT6370_R=
ANGE_F_ICHG]);
> +		return 0;
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE:
> +		return mt6370_chg_field_get(priv, F_VOREG, &val->intval);
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE_MAX:
> +		val->intval =3D linear_range_get_max_value(&mt6370_chg_ranges[MT6370_R=
ANGE_F_VOREG]);
> +		return 0;
> +	case POWER_SUPPLY_PROP_INPUT_CURRENT_LIMIT:
> +		return mt6370_chg_field_get(priv, F_IAICR, &val->intval);
> +	case POWER_SUPPLY_PROP_INPUT_VOLTAGE_LIMIT:
> +		return mt6370_chg_field_get(priv, F_VMIVR, &val->intval);
> +	case POWER_SUPPLY_PROP_PRECHARGE_CURRENT:
> +		return mt6370_chg_field_get(priv, F_IPREC, &val->intval);
> +	case POWER_SUPPLY_PROP_CHARGE_TERM_CURRENT:
> +		return mt6370_chg_field_get(priv, F_IEOC, &val->intval);
> +	case POWER_SUPPLY_PROP_USB_TYPE:
> +		val->intval =3D priv->psy_usb_type;
> +		return 0;
> +	default:
> +		return -EINVAL;
> +	}
> +}
> +
> +static int mt6370_chg_set_property(struct power_supply *psy,
> +				   enum power_supply_property psp,
> +				   const union power_supply_propval *val)
> +{
> +	struct mt6370_priv *priv =3D power_supply_get_drvdata(psy);
> +
> +	switch (psp) {
> +	case POWER_SUPPLY_PROP_ONLINE:
> +		return mt6370_chg_set_online(priv, val);
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT:
> +		return mt6370_chg_field_set(priv, F_ICHG, val->intval);
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE:
> +		return mt6370_chg_field_set(priv, F_VOREG, val->intval);
> +	case POWER_SUPPLY_PROP_INPUT_CURRENT_LIMIT:
> +		return mt6370_chg_field_set(priv, F_IAICR, val->intval);
> +	case POWER_SUPPLY_PROP_INPUT_VOLTAGE_LIMIT:
> +		return mt6370_chg_field_set(priv, F_VMIVR, val->intval);
> +	case POWER_SUPPLY_PROP_PRECHARGE_CURRENT:
> +		return mt6370_chg_field_set(priv, F_IPREC, val->intval);
> +	case POWER_SUPPLY_PROP_CHARGE_TERM_CURRENT:
> +		return mt6370_chg_field_set(priv, F_IEOC, val->intval);
> +	default:
> +		return -EINVAL;
> +	}
> +}
> +
> +static int mt6370_chg_property_is_writeable(struct power_supply *psy,
> +					    enum power_supply_property psp)
> +{
> +	switch (psp) {
> +	case POWER_SUPPLY_PROP_ONLINE:
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT:
> +	case POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE:
> +	case POWER_SUPPLY_PROP_INPUT_CURRENT_LIMIT:
> +	case POWER_SUPPLY_PROP_INPUT_VOLTAGE_LIMIT:
> +	case POWER_SUPPLY_PROP_PRECHARGE_CURRENT:
> +	case POWER_SUPPLY_PROP_CHARGE_TERM_CURRENT:
> +		return 1;
> +	default:
> +		return 0;
> +	}
> +}
> +
> +static enum power_supply_property mt6370_chg_properties[] =3D {
> +	POWER_SUPPLY_PROP_ONLINE,
> +	POWER_SUPPLY_PROP_STATUS,
> +	POWER_SUPPLY_PROP_CHARGE_TYPE,
> +	POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT,
> +	POWER_SUPPLY_PROP_CONSTANT_CHARGE_CURRENT_MAX,
> +	POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE,
> +	POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE_MAX,
> +	POWER_SUPPLY_PROP_INPUT_CURRENT_LIMIT,
> +	POWER_SUPPLY_PROP_INPUT_VOLTAGE_LIMIT,
> +	POWER_SUPPLY_PROP_PRECHARGE_CURRENT,
> +	POWER_SUPPLY_PROP_CHARGE_TERM_CURRENT,
> +	POWER_SUPPLY_PROP_USB_TYPE,
> +};
> +
> +static enum power_supply_usb_type mt6370_chg_usb_types[] =3D {
> +	POWER_SUPPLY_USB_TYPE_UNKNOWN,
> +	POWER_SUPPLY_USB_TYPE_SDP,
> +	POWER_SUPPLY_USB_TYPE_CDP,
> +	POWER_SUPPLY_USB_TYPE_DCP,
> +};
> +
> +static const struct power_supply_desc mt6370_chg_psy_desc =3D {
> +	.name =3D "mt6370-charger",
> +	.type =3D POWER_SUPPLY_TYPE_USB,
> +	.properties =3D mt6370_chg_properties,
> +	.num_properties =3D ARRAY_SIZE(mt6370_chg_properties),
> +	.get_property =3D mt6370_chg_get_property,
> +	.set_property =3D mt6370_chg_set_property,
> +	.property_is_writeable =3D mt6370_chg_property_is_writeable,
> +	.usb_types =3D mt6370_chg_usb_types,
> +	.num_usb_types =3D ARRAY_SIZE(mt6370_chg_usb_types),
> +};
> +
> +static const struct regulator_ops mt6370_chg_otg_ops =3D {
> +	.list_voltage =3D regulator_list_voltage_linear,
> +	.enable =3D regulator_enable_regmap,
> +	.disable =3D regulator_disable_regmap,
> +	.is_enabled =3D regulator_is_enabled_regmap,
> +	.set_voltage_sel =3D regulator_set_voltage_sel_regmap,
> +	.get_voltage_sel =3D regulator_get_voltage_sel_regmap,
> +	.set_current_limit =3D regulator_set_current_limit_regmap,
> +	.get_current_limit =3D regulator_get_current_limit_regmap,
> +};
> +
> +static const u32 mt6370_chg_otg_oc_ma[] =3D {
> +	500000, 700000, 1100000, 1300000, 1800000, 2100000, 2400000,
> +};
> +
> +static const struct regulator_desc mt6370_chg_otg_rdesc =3D {
> +	.of_match =3D "usb-otg-vbus-regulator",
> +	.of_parse_cb =3D mt6370_chg_otg_of_parse_cb,
> +	.name =3D "mt6370-usb-otg-vbus",
> +	.ops =3D &mt6370_chg_otg_ops,
> +	.owner =3D THIS_MODULE,
> +	.type =3D REGULATOR_VOLTAGE,
> +	.min_uV =3D 4425000,
> +	.uV_step =3D 25000,
> +	.n_voltages =3D 57,
> +	.vsel_reg =3D MT6370_REG_CHG_CTRL5,
> +	.vsel_mask =3D MT6370_VOBST_MASK,
> +	.enable_reg =3D MT6370_REG_CHG_CTRL1,
> +	.enable_mask =3D MT6370_OPA_MODE_MASK,
> +	.curr_table =3D mt6370_chg_otg_oc_ma,
> +	.n_current_limits =3D ARRAY_SIZE(mt6370_chg_otg_oc_ma),
> +	.csel_reg =3D MT6370_REG_CHG_CTRL10,
> +	.csel_mask =3D MT6370_OTG_OC_MASK,
> +};
> +
> +static int mt6370_chg_init_rmap_fields(struct mt6370_priv *priv)
> +{
> +	int i;
> +	const struct mt6370_chg_field *fds =3D mt6370_chg_fields;
> +
> +	for (i =3D 0; i < F_MAX; i++) {
> +		priv->rmap_fields[i] =3D devm_regmap_field_alloc(priv->dev,
> +							       priv->regmap,
> +							       fds[i].field);
> +		if (IS_ERR(priv->rmap_fields[i]))
> +			return dev_err_probe(priv->dev,
> +					PTR_ERR(priv->rmap_fields[i]),
> +					"Failed to allocate regmapfield[%s]\n",
> +					fds[i].name);
> +	}
> +
> +	return 0;
> +}
> +
> +static int mt6370_chg_init_setting(struct mt6370_priv *priv)
> +{
> +	int ret;
> +
> +	/* Disable usb_chg_en */
> +	ret =3D mt6370_chg_field_set(priv, F_USBCHGEN, 0);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to disable usb_chg_en\n");
> +		return ret;
> +	}
> +
> +	/* Disable input current limit */
> +	ret =3D mt6370_chg_field_set(priv, F_ILIM_EN, 0);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to disable input current limit\n");
> +		return ret;
> +	}
> +
> +	/* ICHG/IEOC Workaround, ICHG can not be set less than 900mA */
> +	ret =3D mt6370_chg_field_set(priv, F_ICHG, 900000);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to set ICHG to 900mA");
> +		return ret;
> +	}
> +
> +	/* Change input current limit selection to using IAICR results */
> +	ret =3D mt6370_chg_field_set(priv, F_IINLMTSEL, 2);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to set IINLMTSEL\n");
> +		return ret;
> +	}
> +
> +	return 0;
> +}
> +
> +#define MT6370_CHG_DT_PROP_DECL(_name, _type, _field)	\
> +{							\
> +	.name =3D "mediatek,chg-" #_name,			\
> +	.type =3D MT6370_PARSE_TYPE_##_type,		\
> +	.fd =3D _field,					\
> +}
> +
> +static int mt6370_chg_init_otg_regulator(struct mt6370_priv *priv)
> +{
> +	struct regulator_config rcfg =3D {
> +		.dev =3D priv->dev,
> +		.regmap =3D priv->regmap,
> +		.driver_data =3D priv,
> +	};
> +
> +	priv->rdev =3D devm_regulator_register(priv->dev, &mt6370_chg_otg_rdesc,
> +					     &rcfg);
> +
> +	return PTR_ERR_OR_ZERO(priv->rdev);
> +}
> +
> +static int mt6370_chg_init_psy(struct mt6370_priv *priv)
> +{
> +	struct power_supply_config cfg =3D {
> +		.drv_data =3D priv,
> +		.of_node =3D dev_of_node(priv->dev),
> +	};
> +
> +	priv->psy =3D devm_power_supply_register(priv->dev, &mt6370_chg_psy_des=
c,
> +					       &cfg);
> +
> +	return PTR_ERR_OR_ZERO(priv->psy);
> +}
> +
> +static void mt6370_chg_destroy_attach_lock(void *data)
> +{
> +	struct mutex *attach_lock =3D data;
> +
> +	mutex_destroy(attach_lock);
> +}
> +
> +static void mt6370_chg_destroy_wq(void *data)
> +{
> +	struct workqueue_struct *wq =3D data;
> +
> +	flush_workqueue(wq);
> +	destroy_workqueue(wq);
> +}
> +
> +static irqreturn_t mt6370_attach_i_handler(int irq, void *data)
> +{
> +	struct mt6370_priv *priv =3D data;
> +	unsigned int otg_en;
> +	int ret;
> +
> +	/* Check in OTG mode or not */
> +	ret =3D mt6370_chg_field_get(priv, F_BOOST_STAT, &otg_en);
> +	if (ret) {
> +		dev_err(priv->dev, "Failed to get OTG state\n");
> +		return IRQ_NONE;
> +	}
> +
> +	if (otg_en)
> +		return IRQ_HANDLED;
> +
> +	mutex_lock(&priv->attach_lock);
> +	priv->attach =3D MT6370_ATTACH_STAT_ATTACH_BC12_DONE;
> +	mutex_unlock(&priv->attach_lock);
> +
> +	if (!queue_work(priv->wq, &priv->bc12_work))
> +		dev_err(priv->dev, "bc12 work has already queued\n");
> +
> +	return IRQ_HANDLED;
> +}
> +
> +static irqreturn_t mt6370_uvp_d_evt_handler(int irq, void *data)
> +{
> +	struct mt6370_priv *priv =3D data;
> +
> +	mt6370_chg_pwr_rdy_check(priv);
> +
> +	return IRQ_HANDLED;
> +}
> +
> +static irqreturn_t mt6370_mivr_handler(int irq, void *data)
> +{
> +	struct mt6370_priv *priv =3D data;
> +
> +	pm_stay_awake(priv->dev);
> +	disable_irq_nosync(priv->irq_nums[MT6370_IRQ_MIVR]);
> +	schedule_delayed_work(&priv->mivr_dwork, msecs_to_jiffies(200));
> +
> +	return IRQ_HANDLED;
> +}
> +
> +#define MT6370_CHG_IRQ(_name)						\
> +{									\
> +	.name =3D #_name,							\
> +	.handler =3D mt6370_##_name##_handler,				\
> +}
> +
> +static int mt6370_chg_init_irq(struct mt6370_priv *priv)
> +{
> +	int i, ret;
> +	const struct {
> +		char *name;
> +		irq_handler_t handler;
> +	} mt6370_chg_irqs[] =3D {
> +		MT6370_CHG_IRQ(attach_i),
> +		MT6370_CHG_IRQ(uvp_d_evt),
> +		MT6370_CHG_IRQ(mivr),
> +	};
> +
> +	for (i =3D 0; i < ARRAY_SIZE(mt6370_chg_irqs); i++) {
> +		ret =3D platform_get_irq_byname(to_platform_device(priv->dev),
> +					      mt6370_chg_irqs[i].name);
> +		if (ret < 0)
> +			return dev_err_probe(priv->dev, ret,
> +					     "Failed to get irq %s\n",
> +					     mt6370_chg_irqs[i].name);
> +
> +		priv->irq_nums[i] =3D ret;
> +		ret =3D devm_request_threaded_irq(priv->dev, ret, NULL,
> +						mt6370_chg_irqs[i].handler,
> +						IRQF_TRIGGER_FALLING,
> +						dev_name(priv->dev), priv);
> +		if (ret)
> +			return dev_err_probe(priv->dev, ret,
> +					     "Failed to request irq %s\n",
> +					     mt6370_chg_irqs[i].name);
> +	}
> +
> +	return 0;
> +}
> +
> +static int mt6370_chg_probe(struct platform_device *pdev)
> +{
> +	struct device *dev =3D &pdev->dev;
> +	struct mt6370_priv *priv;
> +	int ret;
> +
> +	priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
> +	if (!priv)
> +		return -ENOMEM;
> +
> +	priv->dev =3D &pdev->dev;
> +
> +	priv->regmap =3D dev_get_regmap(pdev->dev.parent, NULL);
> +	if (!priv->regmap)
> +		return dev_err_probe(dev, -ENODEV, "Failed to get regmap\n");
> +
> +	ret =3D mt6370_chg_init_rmap_fields(priv);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init regmap fields\n");
> +
> +	platform_set_drvdata(pdev, priv);
> +
> +	priv->iio_adcs =3D devm_iio_channel_get_all(priv->dev);
> +	if (IS_ERR(priv->iio_adcs))
> +		return dev_err_probe(dev, PTR_ERR(priv->iio_adcs),
> +				     "Failed to get iio adc\n");
> +
> +	ret =3D mt6370_chg_init_otg_regulator(priv);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init OTG regulator\n");
> +
> +	ret =3D mt6370_chg_init_psy(priv);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init psy\n");
> +
> +	mutex_init(&priv->attach_lock);
> +	ret =3D devm_add_action_or_reset(dev, mt6370_chg_destroy_attach_lock,
> +				       &priv->attach_lock);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init attach lock\n");
> +
> +	priv->attach =3D MT6370_ATTACH_STAT_DETACH;
> +
> +	priv->wq =3D create_singlethread_workqueue(dev_name(priv->dev));
> +	if (IS_ERR(priv->wq))
> +		return dev_err_probe(dev, PTR_ERR(priv->wq),
> +				     "Failed to create workqueue\n");
> +
> +	ret =3D devm_add_action_or_reset(dev, mt6370_chg_destroy_wq, priv->wq);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init wq\n");
> +
> +	ret =3D devm_work_autocancel(dev, &priv->bc12_work, mt6370_chg_bc12_wor=
k_func);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init bc12 work\n");
> +
> +	ret =3D devm_delayed_work_autocancel(dev, &priv->mivr_dwork, mt6370_chg=
_mivr_dwork_func);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to init mivr delayed work\n");
> +
> +	ret =3D mt6370_chg_init_setting(priv);
> +	if (ret)
> +		return dev_err_probe(dev, ret,
> +				     "Failed to init mt6370 charger setting\n");
> +
> +	ret =3D mt6370_chg_init_irq(priv);
> +	if (ret)
> +		return ret;
> +
> +	mt6370_chg_pwr_rdy_check(priv);
> +
> +	return 0;
> +}
> +
> +static const struct of_device_id mt6370_chg_of_match[] =3D {
> +	{ .compatible =3D "mediatek,mt6370-charger", },
> +	{}
> +};
> +MODULE_DEVICE_TABLE(of, mt6370_chg_of_match);
> +
> +static struct platform_driver mt6370_chg_driver =3D {
> +	.probe =3D mt6370_chg_probe,
> +	.driver =3D {
> +		.name =3D "mt6370-charger",
> +		.of_match_table =3D mt6370_chg_of_match,
> +	},
> +};
> +module_platform_driver(mt6370_chg_driver);
> +
> +MODULE_AUTHOR("ChiaEn Wu <chiaen_wu@richtek.com>");
> +MODULE_DESCRIPTION("MediaTek MT6370 Charger Driver");
> +MODULE_LICENSE("GPL v2");
> --=20
> 2.7.4
>=20

--dht4xttsqlfi4r5j
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCgAdFiEE72YNB0Y/i3JqeVQT2O7X88g7+poFAmMfCWQACgkQ2O7X88g7
+prfBw//S/C3++CYeiNPv3oYzMka6ywJMXCEzXCyPeYSkk2VXvQuDKBXr5JiwcGD
MagkzQEhypozfvC4jN02ZZEa38FkzGNPoAVvZ98VuDBb3nwHCzcPO/9RSGOjZZ70
O+CoQlwBJXbbsBdcHv4h0ZW7FH+j8PLO/ntPUYCEmhvQJJAGcTVkbNQDp4BHGbQn
GB6aR+qEj6Coph3CX/NyE7jdnOp16aztGyQqXNTc+OXsvCNQxoNS6d1RRp/nsShR
IE/9mY19ZHkMJvBvnFPY6lDtIL6Tz3M8XYqyONJKKg1oxRDtZIx69bnMqlMZc2OX
IzFB4PVCGCXQ/eR6Zsne2pEko56KuLkg1DKhomrSuVzBe0jS4wB71EKE17h6txjw
w1RXYivWXLH2qTemJtXQMym/o+piMau7bZsOnwgCIvhmVZR7i+/7RqASOrPI31Es
Atw2Jn1UnK3NtHJeALyENWapLq77v5tiZM7lj7Lek+dzE6X6Gjx4HFqtzlkzf7oG
TMYD5knny4vwZKyvaaHmmPHrSmTrr5h//sTB9mdPV1o7OFWvllB0lAFXqIIwYGRP
NajJBp26pwKb5jfpI11GIhTjGJKlrRQDduDtty2DBi+6QX9I45mhOsD7LWwcaGSk
j/69u1ux1JsbVaObLJKpfjSwQZy3zii7aXTsxM/C+bQ7XjMEeqk=
=jzZ1
-----END PGP SIGNATURE-----

--dht4xttsqlfi4r5j--