Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp7596151rwn; Wed, 14 Sep 2022 00:59:01 -0700 (PDT) X-Google-Smtp-Source: AA6agR7eax7vL+aC/b7mSaTxBXe3RRhhMdmraW1k2XGOYNtP4CiRjwaKTp+CP2mFiQJc+I4Ad+2g X-Received: by 2002:a05:6402:500d:b0:440:9bc5:d0c1 with SMTP id p13-20020a056402500d00b004409bc5d0c1mr29560466eda.202.1663142340956; Wed, 14 Sep 2022 00:59:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663142340; cv=none; d=google.com; s=arc-20160816; b=KEoNv5FGG7qi3R083DKtdDptpFXfvFoIQ3rltCfQweIJciBAJlETyJrRUNiL29rLAG hiLtcWC470BY96M02oT4l/rjkpfgfHYSe2z1rrGZ51o3cyqCsHdEQxIwQ8KlLLsl8QLj z89VEOyivuRojKWxWFaEaO7VhEIWhu7Y374VQoyqWSN2S5Wvuzedgb1HHali7CPjxB4c gyImIKVP/og7+UV7oFS2HvuP500Lcs8iGQZhC0GMJXj0z/79aGwtjmqkIe+loewik1AJ vRRx8aveIJIeD+ZjxQBlNzpO6KZ2YAOiXIlDVRdtdVnbbZBZsgE1cC4hoJmiGIxgQhlz ayYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=i92P129jwcnuZH816qZJ1IWu3zvfW04AJO+Q2M5LqcQ=; b=X6HL/J4O7aEhKCZJEMzpuSAhXSpaPB3F9DNl7p7sZBsjx6DpD5h5CDjU2xxfvtLHEH rwFg2PYmNO0w4Ro4Hbx/cWyGSqMsNoMy/g8bGw3+JHqiLA+nekRBvfE5mjolOtgmQt9J W/FxtJiqJB8AS8E+KmZCpIcPjM/n1tSfsWfNBDu6/j3E0uaNcguVLS9ZDGYKuQejV+Ta msdZEyRFJbSu/dlu3VeaNcKazB9v0jIetTNWN+CWXAO7366QkvYquf356+LsvGx/4lxx gremnRFvLJ8+7QlCYn0Mab4lc+7s/kHcHaijcPNkha/t71TQDk2+nm05iphkcfP8Ne8Q CJCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hB3UKKDD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id sa3-20020a1709076d0300b0077087281bc3si13341092ejc.718.2022.09.14.00.58.35; Wed, 14 Sep 2022 00:59:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hB3UKKDD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229706AbiINHyF (ORCPT + 99 others); Wed, 14 Sep 2022 03:54:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56086 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229586AbiINHyC (ORCPT ); Wed, 14 Sep 2022 03:54:02 -0400 Received: from mail-pj1-x102f.google.com (mail-pj1-x102f.google.com [IPv6:2607:f8b0:4864:20::102f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 44BF072ED3 for ; Wed, 14 Sep 2022 00:54:01 -0700 (PDT) Received: by mail-pj1-x102f.google.com with SMTP id p1-20020a17090a2d8100b0020040a3f75eso13658342pjd.4 for ; Wed, 14 Sep 2022 00:54:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date; bh=i92P129jwcnuZH816qZJ1IWu3zvfW04AJO+Q2M5LqcQ=; b=hB3UKKDDyW2WRbdD3HlbHciPD2CGHw2rIq6ppt7ntDzNlb1fzUDfwIhrAEvuZmEOFN +T/iwDwyH93yCQb4eWan/BGAmyDvj/btQGAifjtphyr11dTXdVtmwXRTIlQGxoWCYj+t kPFRXBL2zSieVT4f13gkxffw07EjR3E2Yxa3BlUAJoyYIilfyI7uX5ayeIJR05xo4ISs lQshzI0qquUUEZvZDR6+r9c7qVrSwHWIyuh/Y1Vr4QgL9KUHnbOmjsrTPHxq2MDo4CI0 Irutl/Q7aTT2BVK9xBfYuLC0Qt+RKvO7OVOJjkhyU/ZkO2YXbyh9G647yzXNEzyDq+8R UVoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date; bh=i92P129jwcnuZH816qZJ1IWu3zvfW04AJO+Q2M5LqcQ=; b=W1bD4DvlX7inp2Dt/6ARwNRBxKoFzr3JP7vT32zfa+VYLK/JqEL4b5l+Rfi3tl5oQM BRvxfXvFMRHNgvFq4/LhBphD7+SIyOppqOUtirZGnAqP4GWpATu/dTeS53Wd16uvbNi7 2CLaqwmRtlP0MZJtE2P5yru0FcbqIi58qb4iRU5EIjvvdxMcSdFSIiiEau8JQpsvW/Bw y/W8E9PMs0+vSg6ydQdSv6fCrzE1ZEkIVzwacf2k+Ivv+gv2Qh8JVwdRabTD2tDkBGW+ z2ktOSADzqSjxeWUHUJfv9bTsJBHh9t2spgps5QSJrGpnynNbUFO/bG4WaS8/4Dau9jV flxA== X-Gm-Message-State: ACgBeo3foKRYDwxTLvT+mLl6gZUemwG1J4w3BTaKb3i6WIFkPXhW4V/b 0DI5IUE+64NCPjywNbic2RPo X-Received: by 2002:a17:902:b08b:b0:178:48b6:f5a8 with SMTP id p11-20020a170902b08b00b0017848b6f5a8mr6441535plr.3.1663142040732; Wed, 14 Sep 2022 00:54:00 -0700 (PDT) Received: from localhost.localdomain ([117.202.184.122]) by smtp.gmail.com with ESMTPSA id p8-20020a1709027ec800b00174ea015ee2sm10119054plb.38.2022.09.14.00.53.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Sep 2022 00:54:00 -0700 (PDT) From: Manivannan Sadhasivam To: lpieralisi@kernel.org, robh@kernel.org, andersson@kernel.org Cc: kw@linux.com, bhelgaas@google.com, linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, konrad.dybcio@somainline.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, devicetree@vger.kernel.org, dmitry.baryshkov@linaro.org, Manivannan Sadhasivam Subject: [PATCH v4 00/12] Improvements to the Qcom PCIe Endpoint driver Date: Wed, 14 Sep 2022 13:23:38 +0530 Message-Id: <20220914075350.7992-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, This series contains improvements to the Qualcomm PCIe Endpoint controller driver. The major improvements are the addition of SM8450 SoC support and debugfs interface for exposing link transition counts. This series has been tested on SM8450 based dev board. NOTE: Since the bindings are ACKed, the whole series could be merged to the PCI tree. Thanks, Mani Changes in v4: * Collected tags for bindings patches * Reworded the subject of patch 2/12 Changes in v3: * Removed the maxItems property from "items" list * Reworded the debugfs patch * Dropped the eDMA patch since that depends on ongoing eDMA series from Sergey * Added two new patches that helps in saving power during idle and low power state Changes in v2: * Fixed the comments on bindings patches * Added Ack from Krzysztof Manivannan Sadhasivam (12): PCI: qcom-ep: Add kernel-doc for qcom_pcie_ep structure PCI: qcom-ep: Rely on the clocks supplied by devicetree PCI: qcom-ep: Make use of the cached dev pointer PCI: qcom-ep: Disable IRQs during driver remove PCI: qcom-ep: Expose link transition counts via debugfs PCI: qcom-ep: Gate Master AXI clock to MHI bus during L1SS PCI: qcom-ep: Disable Master AXI Clock when there is no PCIe traffic dt-bindings: PCI: qcom-ep: Make PERST separation optional PCI: qcom-ep: Make PERST separation optional dt-bindings: PCI: qcom-ep: Define clocks per platform dt-bindings: PCI: qcom-ep: Add support for SM8450 SoC PCI: qcom-ep: Add support for SM8450 SoC .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 86 +++++++--- drivers/pci/controller/dwc/pcie-qcom-ep.c | 154 ++++++++++++++---- 2 files changed, 188 insertions(+), 52 deletions(-) -- 2.25.1