Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp1591948rwn; Thu, 15 Sep 2022 19:31:49 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5lBed0VboLAvxcqZGI3bs6RJ3FNKvuECFGZq7ou6p9SPj6dedxrANW5F41oR0/lExi+REv X-Received: by 2002:a05:6402:440d:b0:450:de54:3fcf with SMTP id y13-20020a056402440d00b00450de543fcfmr2138467eda.312.1663295509445; Thu, 15 Sep 2022 19:31:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663295509; cv=none; d=google.com; s=arc-20160816; b=Te6/e8TPwGS33oXZSjMinbisx9m+gJnB1Plug+Jw9bJNB60vAD4l/Wz5nOp5ChqwVM rnSs78Og7ShdP4T99zdnbZvvCeOktCgRfH3ZKeiJKd68dLGl/9VLpBVcbZd9X6rHeDvt RPkgfbCL9cOvZW6GkhtwXlzhnFN8uX+vUz70QPdiD09I12I3SuIP5J/2AzIRs42V2Kw6 zj9yNX/wMds5zn5M55KApQnWLcVJAf0WNLTqDb8IxcFkcltxu9x5uezObxjeqnyIxL7d FQUxfy8Nnpn7ZJXV1Qw9Z1cLZw5YrDfouBT+L5UeOiODnEzJB8VDlMbndf0x7v4mNx+z KSdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=jf0uv8xn5OAKA8vQFWP8Q8nWAdMZW9fFA64Yh7MSuEs=; b=1FXuDjRj42tUpwihu3eKCUbAgcZ78NQoSMUWTjPLdtNQEnGZThUjT86FfgCDdC1JWs QKH6ldThwKr+LUhLbSwgxE9vsHz15WLALCFxEIeLQphY8lZnp2jSf1v/28fgwWciHMBR rZLT45N5Zk7YTXWaMNi3St21WZ58BCEayLoZ9l4Y6hpPZpg7o77JONa5QeuyG+9+Diwl QX5gRfmfyW4lQWg0MVaUAFcr88ffEdp1AXXOcIS02UNXhYRFVOS/ZSmDnII/Tphzw+N2 K+zWs6nHEUNKu+91BybxB3rz8xT2X1ecDxQG2kUiuPjdPvbc3JiPIjTdVz+XH+/46Xqa eXGQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s5-20020a056402520500b004478be1775dsi1230593edd.114.2022.09.15.19.31.24; Thu, 15 Sep 2022 19:31:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229846AbiIPCDv (ORCPT + 99 others); Thu, 15 Sep 2022 22:03:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59020 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229966AbiIPCDi (ORCPT ); Thu, 15 Sep 2022 22:03:38 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8813531DD2; Thu, 15 Sep 2022 19:03:37 -0700 (PDT) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.9; Fri, 16 Sep 2022 10:03:28 +0800 From: Jiucheng Xu To: , , , CC: Rob Herring , Krzysztof Kozlowski , Will Deacon , Mark Rutland , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Chris Healy , Jianxin Pan , Kelvin Zhang , Jiucheng Xu , Krzysztof Kozlowski Subject: [PATCH v8 3/4] dt-binding: perf: Add Amlogic DDR PMU Date: Fri, 16 Sep 2022 10:03:19 +0800 Message-ID: <20220916020320.2455580-3-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220916020320.2455580-1-jiucheng.xu@amlogic.com> References: <20220916020320.2455580-1-jiucheng.xu@amlogic.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add binding documentation for the Amlogic G12 series DDR performance monitor unit. Signed-off-by: Jiucheng Xu Reviewed-by: Krzysztof Kozlowski --- Changes v7 -> v8: - No change Changes v6 -> v7: - No change Changes v5 -> v6: - remove blank line Changes v4 -> v5: - Remove "items" in compatible since have only one item - Condense description of reg - Rename node - Split one reg into two reg items. - Binding go first Changes v3 -> v4: - Fix "$id: relative path/filename doesn't match actual path or filename" warning Changes v2 -> v3: - Remove oneOf - Add descriptions - Fix compiling warning Changes v1 -> v2: - Rename file, from aml_ddr_pmu.yaml to amlogic,g12_ddr_pmu.yaml - Delete "model", "dmc_nr", "chann_nr" new properties - Fix compiling error --- .../bindings/perf/amlogic,g12-ddr-pmu.yaml | 54 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml diff --git a/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml b/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml new file mode 100644 index 000000000000..50f46a6898b1 --- /dev/null +++ b/Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/perf/amlogic,g12-ddr-pmu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic G12 DDR performance monitor + +maintainers: + - Jiucheng Xu + +description: | + Amlogic G12 series SoC integrate DDR bandwidth monitor. + A timer is inside and can generate interrupt when timeout. + The bandwidth is counted in the timer ISR. Different platform + has different subset of event format attribute. + +properties: + compatible: + enum: + - amlogic,g12a-ddr-pmu + - amlogic,g12b-ddr-pmu + - amlogic,sm1-ddr-pmu + + reg: + items: + - description: DMC bandwidth register space. + - description: DMC PLL register space. + + interrupts: + items: + - description: The IRQ of the inside timer timeout. + +required: + - compatible + - reg + - interrupts + +additionalProperties: false + +examples: + - | + #include + pmu { + #address-cells=<2>; + #size-cells=<2>; + + pmu@ff638000 { + compatible = "amlogic,g12a-ddr-pmu"; + reg = <0x0 0xff638000 0x0 0x100>, + <0x0 0xff638c00 0x0 0x100>; + interrupts = ; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 5ed563368a48..b03e821a9e3c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1056,6 +1056,7 @@ L: linux-amlogic@lists.infradead.org S: Supported W: http://www.amlogic.com F: Documentation/admin-guide/perf/meson-ddr-pmu.rst +F: Documentation/devicetree/bindings/perf/amlogic,g12-ddr-pmu.yaml F: drivers/perf/amlogic/ F: include/soc/amlogic/ -- 2.25.1