Received: by 2002:a05:6358:489b:b0:bb:da1:e618 with SMTP id x27csp1605022rwn; Thu, 15 Sep 2022 19:52:54 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7xbPGwrRXDNus9HmP/1bUzSu2BKiH/uCTpml/G0qNp6LyMbCiplVfB7Qig7P28k+NJwhbW X-Received: by 2002:a63:36cc:0:b0:438:aea3:e76a with SMTP id d195-20020a6336cc000000b00438aea3e76amr2488177pga.607.1663296774608; Thu, 15 Sep 2022 19:52:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663296774; cv=none; d=google.com; s=arc-20160816; b=IQ5WJx7cS/WRBtHNNuHXmUgUOtaxYYvbLwl6av8FvJDBy7FSMZyENEZUHadXO48Rgb dgQ5q+mrjJGXYLi8RS5j5paR8yMzk9jRqCmxgh5Mmiao4PHN45EJwwJUYycy4sAHMZBi sBU3iryGI2TV8tnisiewGBc6IdF0LNB/AvObqZBpfdHk7ElPhUl1iBcbdMSqECZ0qSxI HOtjIoBNcv/EBOO6MOjeIicmYADxyhwD6vMlkGYVuCajjuS+rEjGLypOnBCPrb/BogGY 9hc9xdSAa9Bri9riCFWzOq27gF2laJufptNRz9cMqAIURPMw6rHPWOcpRyoN3CIAwgS1 06Cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=ATCJTYQoxB0spJ15OMVCScYuXyfptJp32ct0SAvREkc=; b=N7jJLODlH5WpY41DfxEw8A0tGMXMf8ZP9Q48i1sa3XBeO1/GIGRFJsufb5inmgetOU Ui753D0KefFkjkyFV4OIM5Gf2rP1IZ87//gI6VMUGDP/Tlv1HWgKQNMHuiopID7qFgbh SbkeWGmHEByaW6+PAOaLJJGmaspM2N2PkuO0h2/5M5AJvEQCqYULfHmN846fL+yxFMc0 1XpBhMZ1V7ftXEVyPVNJ4RWHbt0Iuh9b5V8Ky/32vz9iaS8YgSB/aDrK288/a7jeD7ej KUujYBM5U7hpftnlKMkTnZdoxTqLWS9jhBTxKliL+f29QKrfg3ydDJNmIxey26jm5C44 tOjw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m15-20020a056a00080f00b005426be721b1si3583027pfk.311.2022.09.15.19.52.43; Thu, 15 Sep 2022 19:52:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229708AbiIPCD6 (ORCPT + 99 others); Thu, 15 Sep 2022 22:03:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59026 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229483AbiIPCDk (ORCPT ); Thu, 15 Sep 2022 22:03:40 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3794A31343; Thu, 15 Sep 2022 19:03:39 -0700 (PDT) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.9; Fri, 16 Sep 2022 10:03:29 +0800 From: Jiucheng Xu To: , , , CC: Rob Herring , Krzysztof Kozlowski , Will Deacon , Mark Rutland , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Chris Healy , Jianxin Pan , Kelvin Zhang , Jiucheng Xu Subject: [PATCH v8 4/4] arm64: dts: meson: Add DDR PMU node Date: Fri, 16 Sep 2022 10:03:20 +0800 Message-ID: <20220916020320.2455580-4-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220916020320.2455580-1-jiucheng.xu@amlogic.com> References: <20220916020320.2455580-1-jiucheng.xu@amlogic.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DDR PMU device node for G12 series SoC Signed-off-by: Jiucheng Xu Reviewed-by: Neil Armstrong --- Changes v7 -> v8: - No change Changes v6 -> v7: - No change Changes v5 -> v6: - No change Changes v4 -> v5: - Split reg into two items - Alphabet order location Changes v3 -> v4: - No change Changes v2 -> v3: - No change Changes v1 -> v2: - Remove model, dmc_nr, chann_nr properties - Add g12a-ddr-pmu, g12b-ddr-pmu, sm1-ddr-pmu compatibles as identifier --- arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi | 6 ++++++ arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-sm1.dtsi | 4 ++++ 4 files changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi index 45947c1031c4..9dbd50820b1c 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi @@ -1705,6 +1705,12 @@ internal_ephy: ethernet_phy@8 { }; }; + pmu: pmu@ff638000 { + reg = <0x0 0xff638000 0x0 0x100>, + <0x0 0xff638c00 0x0 0x100>; + interrupts = ; + }; + aobus: bus@ff800000 { compatible = "simple-bus"; reg = <0x0 0xff800000 0x0 0x100000>; diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi index fb0ab27d1f64..0e8b57283f31 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi @@ -133,3 +133,7 @@ map1 { }; }; }; + +&pmu { + compatible = "amlogic,g12a-ddr-pmu"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi index ee8fcae9f9f0..18791ef51f58 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi @@ -139,3 +139,7 @@ map1 { &mali { dma-coherent; }; + +&pmu { + compatible = "amlogic,g12b-ddr-pmu"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi index 80737731af3f..c307b34ccd72 100644 --- a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi @@ -520,6 +520,10 @@ &pcie { power-domains = <&pwrc PWRC_SM1_PCIE_ID>; }; +&pmu { + compatible = "amlogic,sm1-ddr-pmu"; +}; + &pwrc { compatible = "amlogic,meson-sm1-pwrc"; }; -- 2.25.1