Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp249785rwb; Sat, 17 Sep 2022 04:45:09 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6y4p8gcO+lzNfi2q5pztoSOCtkB0Gcne+W0vrqzgP358NvMIor/5t/D9cP60b01dJPR4nX X-Received: by 2002:a05:6a00:88a:b0:53a:b7a0:ea3a with SMTP id q10-20020a056a00088a00b0053ab7a0ea3amr9102063pfj.21.1663415109385; Sat, 17 Sep 2022 04:45:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663415109; cv=none; d=google.com; s=arc-20160816; b=ltI/iXg+Otu8gFqez3ZrXuGuk053sDgb1xmor+s+Mgptut7qSgNqqnKq6l2kvVRwq2 C5y5QYL9/41IKmpI2VNy95Y9smq15ge0mN0oXUgVUJe22O5xoWV1j2DBBHLeasUsmhIJ eS341J/HWMXrBQGWkGqab6BwQJ2tlYKjM5seKWps+IqlyxZWFMXLlIS05cXKsgvcQHRO LFa0A/ndwnlz2MmQMmhqorx/P/zxOGiKkmwIySgclSfyrb2V1LmfaWoZdCbn6extAiWX GqzAo6IJobVj/Q4WOWVU5NlGqk8qWWhBXxrQ19EaGNMkWvukkTVgossNdMXPCNffw4lB dd5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=BLaZsI5cHIlw7RVl5F8MBLXrX/g4UKCzX1CL0avGDbA=; b=XKIh4VvyubYKIm8pZlovJfhnEQUC00QMrj5AnL7qX+BjFBaiHx6zg2Vp8Bh6l/XDVq 5ifcEQII5R9pyb9j/Q6Y+0yeWr5Ufr7An2tzpi3C5QdMBARo0bOj89sxKd/00PujpVRU TSCylDRrQPcq0/GSg+hclCbQaLjaLdoYCN2TF/DAm/ii6Hh04jQr9DgXQGaqABS/A1Xi fzmbsIpPEAKyaQt5zpFlwT7Cm2xL5VFOavrAxP1S6U2t2j4YFsFa9Y7iloA+ogB4rvqa vwEjJ3KSEKV+IbHas305t/r45ib5nlJehCcrrhI1ewXjjKTm915xo3ZzK8FduB7+U9gr Hdlg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=d0K6CztB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h184-20020a6383c1000000b0043954dec8c1si13081919pge.615.2022.09.17.04.44.58; Sat, 17 Sep 2022 04:45:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=d0K6CztB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229599AbiIQLX5 (ORCPT + 99 others); Sat, 17 Sep 2022 07:23:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50194 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229473AbiIQLXz (ORCPT ); Sat, 17 Sep 2022 07:23:55 -0400 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DB58729C82; Sat, 17 Sep 2022 04:23:51 -0700 (PDT) Received: by mail-wr1-x42d.google.com with SMTP id h8so32938435wrf.3; Sat, 17 Sep 2022 04:23:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date; bh=BLaZsI5cHIlw7RVl5F8MBLXrX/g4UKCzX1CL0avGDbA=; b=d0K6CztBq5gRQLYp4DDG2Mlix0A/5s/oWvW19VjAaWyceu4IANY1RW+rCcgOZYTvYr XqeEwLTRjXYXediwKovvIMz4DltaXuzOxU148WbLacW8solEY56bdil+cBqnSssDgv4G e3n0dokQ6pl0m2M4jVAFi0KrVQ6GdCYPWbyfnYbEuNW5PaW4Rklwg6psnfwmIxxQHAWf QcvPaWrMxHlAL4tRgHmBmBymzna10Gcvc95Ny7qnpl3k5qwsWB0H5c39xgIKDtRik3HH 6/OR7AOgaG5xweuPbZSjPrvL/GX9dBoy4I0UWTjqhogXPJPzevKi2uEefiUgSHaG8/0s Wq9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date; bh=BLaZsI5cHIlw7RVl5F8MBLXrX/g4UKCzX1CL0avGDbA=; b=RMsO16x6I5Pe5ZnUzN0EjB5ng5n4fro951V/FfqFYNy0wez/PE7Rt1Cjy4efBayixz aFNWzCYnHw4Gqryg2ZFjZpHJkaSfK2BJ7YKXUpAD/HTY1ycYrIyivJmPIdMy/TvMlsMW 4JS81pQsYfXuOtN6BMJygYXt2olIS2CUGHQt4j6IXijZMo9532/YhzlkoDQaNV2OX00N /izKY8kB4rHzTLid+M8ylpALSUnzjeT60fUiyBZWvgvr89urZvANYEkgyNHmTEj02PYT a7wVbDjj1c1nbmcGrqLeCVEmTmfyehZ98xg7MBVKoQIT7+o1SBMuX9foY8wjWKnODQYO tADQ== X-Gm-Message-State: ACrzQf3ixrl2y7sqPaNZFI+rRVnZNdOm6jvxSgfi/FaBd5Z+GYV1L08q REYNEZ3RiTTtquk8k2Alz/rBPO2QwzysCrk5B5+xfIc0KIg= X-Received: by 2002:adf:e806:0:b0:22a:f5c6:6954 with SMTP id o6-20020adfe806000000b0022af5c66954mr310007wrm.539.1663413830274; Sat, 17 Sep 2022 04:23:50 -0700 (PDT) MIME-Version: 1.0 References: <14722513.tv2OnDr8pf@phil> In-Reply-To: <14722513.tv2OnDr8pf@phil> From: Peter Geis Date: Sat, 17 Sep 2022 07:23:39 -0400 Message-ID: Subject: Re: [PATCH v3 3/3] arm64: dts: rockchip: k3566-quartz64-a: adds sata variant To: Heiko Stuebner Cc: Alessandro Carminati , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Sep 17, 2022 at 2:42 AM Heiko Stuebner wrote: Good Morning Heiko, > > Hi Peter, > > Am Samstag, 17. September 2022, 03:40:07 CEST schrieb Peter Geis: > > On Fri, Sep 16, 2022 at 12:06 PM Alessandro Carminati > > wrote: > > > > > > The Quartz64 board is built upon Rockchip RK3566. > > > Rockchip RK3566 has two combo phys. > > > The first connects USB3 and SATA ctrl1, and the second PCIe lane and SATA > > > ctrl2. > > > The second combo phy is hardwired to the PCIe slot, where for the first, > > > the hardware on the board provides both the USB3 connector and the SATA > > > connector. > > > This DT allows the users to switch the combo phy to the SATA connector. > > > > Good Evening, > > > > NACK to this whole series. Neither works correctly in the hardware as > > is, > > Just for my understanding for the future, sata not working is that a bug > in the soc or the board? This is a board level problem. Attempting to build a device that had both ports electrically connected without a switch chip created a device where neither worked correctly. The SATA controllers themselves are amazing. I've used both nvme and sata m2 drives on the model b for example. > > > and USB3 was decided to be left enabled as the SATA port will be > > removed completely in the next revision. > > That is good to know. Thanks for the heads up :-) In regards to this sort of stuff in the future, we're working on fragment overlay support in U-Boot to work around the kernel's lack of support. If I remember correctly EDK2 will be implementing the switch in firmware as well. Devices that support both (at least ones I maintain) will have both in the dts, with the less likely use case left disabled. End users can simply switch which one is enabled if they want. Very Respectfully, Peter > > Heiko > > > > > Signed-off-by: Alessandro Carminati > > > --- > > > arch/arm64/boot/dts/rockchip/Makefile | 1 + > > > arch/arm64/boot/dts/rockchip/rk3566-quartz64-a-sata.dts | 9 +++++++++ > > > 2 files changed, 10 insertions(+) > > > create mode 100644 arch/arm64/boot/dts/rockchip/rk3566-quartz64-a-sata.dts > > > > > > diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile > > > index 8c843f6fc3cc..1d5dd91d1a34 100644 > > > --- a/arch/arm64/boot/dts/rockchip/Makefile > > > +++ b/arch/arm64/boot/dts/rockchip/Makefile > > > @@ -60,6 +60,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399pro-rock-pi-n10.dtb > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-pinenote-v1.1.dtb > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-pinenote-v1.2.dtb > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-quartz64-a-usb3.dts > > > +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-quartz64-a-sata.dts > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-quartz64-b.dtb > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-roc-pc.dtb > > > dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-soquartz-cm4.dtb > > > diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a-sata.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a-sata.dts > > > new file mode 100644 > > > index 000000000000..8620df7ec01e > > > --- /dev/null > > > +++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a-sata.dts > > > @@ -0,0 +1,9 @@ > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > > + > > > +/dts-v1/; > > > + > > > +#include "rk3566-quartz64-a.dtsi" > > > + > > > +&sata1 { > > > + status = "okay"; > > > +}; > > > -- > > > 2.34.1 > > > > > > > > > _______________________________________________ > > > Linux-rockchip mailing list > > > Linux-rockchip@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-rockchip > > > > > >