Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp980804rwb; Sat, 17 Sep 2022 20:47:05 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4XYLbmTw1xnJCptci0i4wPOLyYDZgDh9jxhnTEqcr/+jgbAK4JDasi860ZUm1jLjd8sJ0D X-Received: by 2002:a17:907:3fa6:b0:77c:3420:ab42 with SMTP id hr38-20020a1709073fa600b0077c3420ab42mr8898848ejc.141.1663472825371; Sat, 17 Sep 2022 20:47:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663472825; cv=none; d=google.com; s=arc-20160816; b=rdfQqws/lLnGWQ3h9LRdKE/+Ph3t2H0TsuhuTdnp4fsnrjgtWYlvhI/q4Sn5txp3TO UKha6jxT2/Yutz24cwyC79VZxazRMVQEEHxv36LsCfr4Y8dksNvRCq07ZpWqZhwjqTbB G3876ri0yIfkMtNMO4st0u7tRy977EctKZTC9Edj7kbqamAlWqI+NAzHP7d6ip7Vs4A9 BLqZdZVmYU67Aq0Fnnp1ucoGOnqu4ZQZIMaWVJ1oBcGmu43l0TEFvEUJdLC9FRMG9U7h hlLjWEmL3TxJ/EaPGz7ZweQLz2z2TR/6XqV5WhUB00R+ReIA7c5R7gM5J9yOe9Frm7/q q8WQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=l0/uMKLaM8SkhtqE7jeGrtxqpiQGTd4JR1SqE2rgMqM=; b=mNEizdh9ZCJu1fWjrLX8YMaLJ0JkbCa/E81ANdqwkgP1hrzsBtNyvNbloRf99KJiNY CDOdjV7WCzXmnZ2Q3xj2d1YA5HgcJNGW7mO9hvP1D78fJfavIs7oj+5T5lA+ws5dCR0B RXYs2mKOeezo8K3YLsnOJK55k5WP5Mjwbe2fFpHAGd6hINzvVHfGFRfb9QK8cpWdiOx8 +v14Y7vaPLWVZZpmibI4NFmHOypYMChuQSWyZKJr8QlEo8o9JmcojxwzSiFesw2SRTji gX4ZHGUkubowKquECgulRb4OLQMvqgCkCiVpxQeo+h+8iLTvlWOvYQ6uEvgcaj8XqMiT Mrqw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=oSPO0Kdc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id xg3-20020a170907320300b00780b0992eafsi6006916ejb.561.2022.09.17.20.46.39; Sat, 17 Sep 2022 20:47:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=oSPO0Kdc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229519AbiIRDPG (ORCPT + 99 others); Sat, 17 Sep 2022 23:15:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59742 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229436AbiIRDPB (ORCPT ); Sat, 17 Sep 2022 23:15:01 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CEA781A80B for ; Sat, 17 Sep 2022 20:14:58 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id C1F63B80D6C for ; Sun, 18 Sep 2022 03:14:56 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 7F287C43142 for ; Sun, 18 Sep 2022 03:14:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1663470895; bh=5PJlL3K4WjDO4Ia3Zw/qBaxPGabUG64NDC3dMQGI5Ds=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=oSPO0Kdcf69Jxj57UDgpsi3UVOfFLHldhVXMIE5kE6gjMs+83qvCFmfkHpTmQLRIt xc7kmS/7ts3IoYjCGan9aTnfO4lJhms4j4zoy/Afq3sLXZJWubCA29XKd9GEKzXTME ynM1+YK2MMTjLq8Ga2gNLYpAGa73VlHW8cUfGjFiKSBm7cNbcknBq4URHwZbw16knC +rsJ3RXzi+fp+s8w083qvOv/prFlTykXM6K35pF/pAOhHQYOfBWKmd8XkS4CfOtUQC 2PR/7aLRr1aN2cwbAEhcKhFRtm0NTiCq+aICqDoMb2oEoqGn19NlCAIODtrrrHK+mi iNtFpfw8mgBNg== Received: by mail-ot1-f54.google.com with SMTP id w22-20020a056830061600b006546deda3f9so17603572oti.4 for ; Sat, 17 Sep 2022 20:14:55 -0700 (PDT) X-Gm-Message-State: ACrzQf38JWI/8/Foz/F6JGdRNhFB4qZZVu8l2jqVgZV0MQTxSllH5qwb 96sBGJQlEol6JwkAq9j/rbxYmTS2Hv6nDfgE4Q== X-Received: by 2002:a05:6830:2781:b0:65a:4e1:b3d2 with SMTP id x1-20020a056830278100b0065a04e1b3d2mr269930otu.77.1663470894681; Sat, 17 Sep 2022 20:14:54 -0700 (PDT) MIME-Version: 1.0 References: <20220916133821.27980-1-rex-bc.chen@mediatek.com> <20220916133821.27980-3-rex-bc.chen@mediatek.com> In-Reply-To: <20220916133821.27980-3-rex-bc.chen@mediatek.com> From: Chun-Kuang Hu Date: Sun, 18 Sep 2022 11:14:41 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v2 2/3] drm/mediatek: dp: Remove unused register definitions To: Bo-Chen Chen Cc: Chun-Kuang Hu , Philipp Zabel , David Airlie , Matthias Brugger , Guillaume Ranquet , Daniel Vetter , Jitao Shi , AngeloGioacchino Del Regno , CK Hu , liangxu.xu@mediatek.com, DRI Development , "moderated list:ARM/Mediatek SoC support" , linux-kernel , Linux ARM , Project_Global_Chrome_Upstream_Group Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Bo-Chen: Bo-Chen Chen =E6=96=BC 2022=E5=B9=B49=E6=9C=8816= =E6=97=A5 =E9=80=B1=E4=BA=94 =E6=99=9A=E4=B8=8A9:38=E5=AF=AB=E9=81=93=EF=BC= =9A > > Some definitions in mtk_dp_reg.h are not used, so remove these > redundant codes. Acked-by: Chun-Kuang Hu > > Signed-off-by: Bo-Chen Chen > Reviewed-by: AngeloGioacchino Del Regno > Reviewed-by: Matthias Brugger > --- > drivers/gpu/drm/mediatek/mtk_dp_reg.h | 6 ------ > 1 file changed, 6 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_dp_reg.h b/drivers/gpu/drm/medi= atek/mtk_dp_reg.h > index 096ad6572a5e..84e38cef03c2 100644 > --- a/drivers/gpu/drm/mediatek/mtk_dp_reg.h > +++ b/drivers/gpu/drm/mediatek/mtk_dp_reg.h > @@ -153,8 +153,6 @@ > #define CH_STATUS_1_DP_ENC0_P0_MASK GENMASK(15, 0) > #define MTK_DP_ENC0_P0_3094 0x3094 > #define CH_STATUS_2_DP_ENC0_P0_MASK GENMASK(7, 0) > -#define MTK_DP_ENC0_P0_30A0 0x30a0 > -#define DP_ENC0_30A0_MASK (BIT(7) | BIT(8) = | BIT(12)) > #define MTK_DP_ENC0_P0_30A4 0x30a4 > #define AU_TS_CFG_DP_ENC0_P0_MASK GENMASK(7, 0) > #define MTK_DP_ENC0_P0_30A8 0x30a8 > @@ -171,8 +169,6 @@ > #define MTK_DP_ENC0_P0_312C 0x312c > #define ASP_HB2_DP_ENC0_P0_MASK GENMASK(7= , 0) > #define ASP_HB3_DP_ENC0_P0_MASK GENMASK(1= 5, 8) > -#define MTK_DP_ENC0_P0_3130 0x3130 > -#define MTK_DP_ENC0_P0_3138 0x3138 > #define MTK_DP_ENC0_P0_3154 0x3154 > #define PGEN_HTOTAL_DP_ENC0_P0_MASK GENMASK(13, 0) > #define MTK_DP_ENC0_P0_3158 0x3158 > @@ -206,8 +202,6 @@ > #define SDP_PACKET_TYPE_DP_ENC1_P0_MASK GENMASK(4= , 0) > #define SDP_PACKET_W_DP_ENC1_P0 BIT(5) > #define SDP_PACKET_W_DP_ENC1_P0_MASK BIT(5) > -#define MTK_DP_ENC1_P0_328C 0x328c > -#define VSC_DATA_RDY_VESA_DP_ENC1_P0_MASK BIT(7) > #define MTK_DP_ENC1_P0_3300 0x3300 > #define VIDEO_AFIFO_RDY_SEL_DP_ENC1_P0_VAL 2 > #define VIDEO_AFIFO_RDY_SEL_DP_ENC1_P0_MASK GENMASK(9, 8) > -- > 2.18.0 >