Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp2343362rwb; Mon, 19 Sep 2022 03:49:16 -0700 (PDT) X-Google-Smtp-Source: AMsMyM69iI1DKDAZXAB7RZpBSaze2gTjC4cEXsFX2pdCbMPNANnu1R4cxNnb4eFRvy1zPNV0HnGa X-Received: by 2002:a17:907:a052:b0:780:c4e4:1715 with SMTP id gz18-20020a170907a05200b00780c4e41715mr9067946ejc.55.1663584556557; Mon, 19 Sep 2022 03:49:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663584556; cv=none; d=google.com; s=arc-20160816; b=A2KzK/BRiE5MUiaFoxJUkqNJpeXn4FEvrNHZwNKo91EAM5vtkbOGkPezs5FTO6VlPE uvjUNtFDEJkEJIxErsgHZLqPs9f8ZAeew5xD8YTKT357N4DL30kDZfeM9Qn9uC6Mu8Kz WXibmKX+tUnoIf66Q6M8Dzv74d1tqeFC+q0QSWDJ97DjBh0WU9ost3zPPs97O3wFHuOX JZmHWw4dIxxxUQkrpy8b1gNXJijoa8wx4XMuGaeMDWX0Fc2AebF0/t8jxE0Pgkn7tUNE bj7T25e39o/2tcXtfFYiwx9jNEsk+uDVUEG4LaTkDN9pxiR3nnbpVyhq4ZqkAts+DIp3 YX9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :dkim-signature; bh=4HWiEp+1VDXynpT/vcy3ufoZ+s+hrLEfSmL7djSdf4w=; b=De1eT9rE920BbIPGP/2uVe/Hij07pJ51O2DgfIvnjiyp9AnB/huu5hVSEgmNJpcIBW 1Gf6IMaPt6dB0D0NuMnTE+76wBEB6rfOOoqebb9km8k+Lur+tOixcSvONGSF+JrZWUBG lLyUPsS3EzDj14OcNLyor3692vEatYGBUTYyH45/ciX+6Ud/a9WWSoOSVA/KNVRfRswZ 2tKDEDm2hcUKk9PvjPv9g9ovUwwTHg+/VP+WIAwBLCsMBowM9LEqLU7ziTd+q/xmSJ1T CnlBw6QglP0+nueWQFx2FN/vhcXHO7UKiqJSDW6sgYjb1PWo84HUBbBnuru5kYWfOcRE 4Fwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=dARn8ste; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id du18-20020a17090772d200b00778bdd1bc9csi25418026ejc.396.2022.09.19.03.48.51; Mon, 19 Sep 2022 03:49:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=dARn8ste; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229919AbiISJrQ (ORCPT + 99 others); Mon, 19 Sep 2022 05:47:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41082 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230197AbiISJq6 (ORCPT ); Mon, 19 Sep 2022 05:46:58 -0400 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 709A41583F; Mon, 19 Sep 2022 02:46:54 -0700 (PDT) X-UUID: c210d8c8c07042d1a01ccc909efb06b4-20220919 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=4HWiEp+1VDXynpT/vcy3ufoZ+s+hrLEfSmL7djSdf4w=; b=dARn8steOAqwQMh4wDSgtOE79P0tFeWzPFROIxfHwfv8wu77FW/GPr/6Wv6GupHj2/Gutfma3I/BZ5kvSFS6Iu5z0rMgsfmN2p/MqvHB8xjxEJOHcpS0gjo+4MZc7InrA2IIk3cosQ+082MxkcpaenPYyWTnRz2yLLenZG2e6BE=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.11,REQID:8dd763e6-882b-4b37-b511-d52756e261aa,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:39a5ff1,CLOUDID:b309dc18-0314-4ae7-b2d1-7295be49255e,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:nil,TC:nil,Content:0,EDM:-3,IP:nil,U RL:1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: c210d8c8c07042d1a01ccc909efb06b4-20220919 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1529525198; Mon, 19 Sep 2022 17:46:48 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.3; Mon, 19 Sep 2022 17:46:46 +0800 Received: from mtksdccf07 (172.21.84.99) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Mon, 19 Sep 2022 17:46:46 +0800 Message-ID: <185edd1443dc85ea817027f15b7f90b1651c550f.camel@mediatek.com> Subject: Re: [PATCH v2 4/9] remoteproc: mediatek: Support probing for the 2nd core of dual-core SCP From: TingHan Shen To: Mathieu Poirier CC: , , , , , , , , , , , , , , , , , , , , Date: Mon, 19 Sep 2022 17:46:46 +0800 In-Reply-To: References: <20220829194247.GC2264818@p14s> <20220908111757.14633-1-tinghan.shen@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5-0ubuntu0.18.04.2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 2022-09-16 at 11:15 -0600, Mathieu Poirier wrote: > On Fri, 16 Sept 2022 at 06:00, TingHan Shen wrote: > > > > On Thu, 2022-09-08 at 14:58 -0600, Mathieu Poirier wrote: > > > On Thu, 8 Sept 2022 at 05:21, Tinghan Shen > > > wrote: > > > > > > > Hi Mathieu, > > > > > > > > > > The mtk_scp.c driver only supports the single core SCP and the > > > > > > 1st core of a dual-core SCP. This patch extends it for the 2nd core. > > > > > > > > > > > > MT8195 SCP is a dual-core MCU. Both cores are housed in the same > > > > > > > > subsys. > > > > > > > > > > s/subsys/subsystem > > > > > > > > > > > They have the same viewpoint of registers and memory. > > > > > > > > > > > > Core 1 of the SCP features its own set of core configuration registers, > > > > > > interrupt controller, timers, and DMAs. The rest of the peripherals > > > > > > in this subsystem are shared by core 0 and core 1. > > > > > > > > > > > > As for memory, core 1 has its own cache memory. the SCP SRAM is shared > > > > > > > > > > /the/The > > > > > > > > > > > by core 0 and core 1. > > > > > > > > > > > > Signed-off-by: Tinghan Shen > > > > > > --- > > > > > > drivers/remoteproc/mtk_scp.c | 22 ++++++++++++++++++++-- > > > > > > 1 file changed, 20 insertions(+), 2 deletions(-) > > > > > > > > > > > > diff --git a/drivers/remoteproc/mtk_scp.c > > > > > > > > b/drivers/remoteproc/mtk_scp.c > > > > > > index 3510c6d0bbc8..91b4aefde4ac 100644 > > > > > > --- a/drivers/remoteproc/mtk_scp.c > > > > > > +++ b/drivers/remoteproc/mtk_scp.c > > > > > > @@ -23,6 +23,10 @@ > > > > > > #define MAX_CODE_SIZE 0x500000 > > > > > > #define SECTION_NAME_IPI_BUFFER ".ipi_buffer" > > > > > > > > > > > > +#define SCP_CORE_0 0 > > > > > > +#define SCP_CORE_1 1 > > > > > > +#define SCP_CORE_SINGLE 0xF > > > > > > + > > > > > > /** > > > > > > * scp_get() - get a reference to SCP. > > > > > > * > > > > > > @@ -836,6 +840,7 @@ static int scp_probe(struct platform_device *pdev) > > > > > > struct resource *res; > > > > > > const char *fw_name = "scp.img"; > > > > > > int ret, i; > > > > > > + u32 core_id = SCP_CORE_SINGLE; > > > > > > > > > > > > ret = rproc_of_parse_firmware(dev, 0, &fw_name); > > > > > > if (ret < 0 && ret != -EINVAL) > > > > > > @@ -851,8 +856,16 @@ static int scp_probe(struct platform_device *pdev) > > > > > > scp->data = of_device_get_match_data(dev); > > > > > > platform_set_drvdata(pdev, scp); > > > > > > > > > > > > + ret = of_property_read_u32_index(dev->of_node, > > > > > > > > "mediatek,scp-core", 1, &core_id); > > > > > > + if (ret == 0) > > > > > > + dev_info(dev, "Boot SCP dual core %u\n", core_id); > > > > > > > > > > Why is the DT property "mediatek,scp-core" needed at all? Since the > > > > > > > > compatible > > > > > "mediatek,mt8195-scp-dual" has already been defined previously in this > > > > > > > > patchset, > > > > > initialising the second core, if present, is a matter of looking at the > > > > > compatile string. > > > > > > > > This idea of identify cores by the compatible looks workable. > > > > I'll update this series at next version. > > > > Thanks! > > > > > > > > > > > > > > > + > > > > > > res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "sram"); > > > > > > - scp->sram_base = devm_ioremap_resource(dev, res); > > > > > > + if (core_id == SCP_CORE_1) > > > > > > + scp->sram_base = devm_ioremap(dev, res->start, > > > > > > > > resource_size(res)); > > > > > > + else > > > > > > + scp->sram_base = devm_ioremap_resource(dev, res); > > > > > > + > > > > > > > > > > This looks very broken... For this to work you would need to have two DT > > > > > entries with the "mediatek,mt8195-scp-dual" compatible properly, one with > > > > > "mediatek,scp-core = <&scp_dual1 0>;" and another one with > > > > > > > > "mediatek,scp-core = <&scp_dual0 1>;". > > > > > > > > > > Which is also very broken... Here you have a binding whose first > > > > > > > > argument is a > > > > > reference to the core sibling while the second argument is a > > > > > > > > characteristic of > > > > > the current core, which is highly confusing. > > > > > > > > > > I suggest what when you see the compatible binding > > > > > > > > "mediatek,mt8195-scp", a > > > > > single core is initialized. If you see "mediatek,mt8195-scp-dual", both > > > > > > > > cores > > > > > are initialized as part of the _same_ probe. > > > > > > > > > > If the above analysis is not correct it means I misinterpreted your > > > > > work and if so, a serious amount of comments is needed _and_ a very > > > > > > > > detailed > > > > > example in "mtk,scp.yaml" that leaves no room for interpretation. > > > > > > > > > > I will stop reviewing this patchset until you have clarified how this > > > > > > > > works. > > > > > > > > > > Thanks, > > > > > Mathieu > > > > > > > > There's one problem of initializng the CORE1 using the same probe flow. > > > > The register space of CORE0 and CORE1 are overlapped in the device node. > > > > Both cores need to use the 'cfg' registers defined in scp yaml. > > > > The devm_ioremap_resource catches address overlapping and returns error > > > > when > > > > probing CORE1 driver. > > > > > > > > > > That is exactly why I suggest to initialise both cores within the same > > > probe() function. > > > > > > > Hi Mathieu, > > > > I'm thinking about how to initialise in the same probe() function. > > I'm wondering if this implies that using one scp driver to initialize 2 cores? > > If it is, I assume the dts descriptions for both cores should be contained in one node. > > > > When there's one node for both cores, it looks like that there is a problem of > > using dma_allocate_coherent(). Each core has its own reserved memory region. > > When there's only one device for both cores, it's not able to identify the memory region > > by the device parameter of dma_allocate_coherent(). > > > > Is it acceptable to consider manually allocating core 1 device in the probe() when probing core 0? > > Look at what Suman did for TI's K3 R5[1] and DSP[2] platforms. > Reviewing the bindings for both platforms will also give you a good > idea of how things work. > > [1]. https://urldefense.com/v3/__https://elixir.bootlin.com/linux/v6.0-rc5/source/drivers/remoteproc/ti_k3_r5_remoteproc.c*L1683__;Iw!!CTRNKA9wMg0ARbw!zVcjdLSfKYGO5YQMNGqq339mle8u0VdULX30z0XV4vo3vCb9Wy-w5ixOTmzbv1akubM$ > [2]. https://urldefense.com/v3/__https://elixir.bootlin.com/linux/v6.0-rc5/source/drivers/remoteproc/ti_k3_dsp_remoteproc.c*L673__;Iw!!CTRNKA9wMg0ARbw!zVcjdLSfKYGO5YQMNGqq339mle8u0VdULX30z0XV4vo3vCb9Wy-w5ixOTmzbfE2dtBg$ > Hi Mathieu, My plan is changing the dts as following, scp core 0 { // Keep current properties untouched. compatible = "mediatek,mt8195-scp"; // core 0 properties... // Add a new property for multi-core scp. // if not present, it's single core. // if present and core id = 0, it's the main core, otherwise the sub cores. mediatek,scp-core = <0>; // add sub cores as sub node. // sub nodes can find parent by OF API. scp core 1 { // use the same compatile name as core 0. compatible = "mediatek,mt8195-scp"; // assign id > 0 to sub cores. mediatek,scp-core = <1>; // core 1 properties... }; }; The driver probe/remove behavior will be modified as below, scp probe() { // common init... // check core id to have different memory mapping flow if (core id == 0) // mapping cfg, sram and others else // mapping sram // reuse the cfg paddr/vaddr from core 0 // common init... if (core id == 0) { ret = of_platform_populate(...) // boot core 0 and sub cores rproc_add(); } else { // add sub core as sub device to main core rproc_add_subdev() rproc->auto_boot = false; rpoc_add(); } } scp_remove() { if (core id == 0) of_platform_depopulate() else rproc_remove_subdev() // remove core } Best regards, TingHan