Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <063eb521-3296-e604-5a5e-1382aabbefba@amd.com>
Date:   Mon, 19 Sep 2022 13:38:18 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.11.0
Subject: Re: [Linaro-mm-sig] Re: [PATCH v4 0/6] dma-buf: Check status of
 enable-signaling bit on debug
Content-Language: en-US
To:     =?UTF-8?B?VmlsbGUgU3lyasOkbMOk?= <ville.syrjala@linux.intel.com>,
        =?UTF-8?Q?Christian_K=c3=b6nig?= <ckoenig.leichtzumerken@gmail.com>
Cc:     "Yadav, Arvind" <arvyadav@amd.com>,
        Arvind Yadav <Arvind.Yadav@amd.com>, andrey.grodzovsky@amd.com,
        shashank.sharma@amd.com, amaranath.somalapuram@amd.com,
        Arunpravin.PaneerSelvam@amd.com, sumit.semwal@linaro.org,
        gustavo@padovan.org, airlied@linux.ie, daniel@ffwll.ch,
        linux-media@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linaro-mm-sig@lists.linaro.org, linux-kernel@vger.kernel.org
References: <20220914164321.2156-1-Arvind.Yadav@amd.com>
 <d2d81ffd-2269-bdc6-0daa-8f3a99306e46@amd.com>
 <33a16b15-3d3c-7485-d021-ee2a727e5391@amd.com>
 <691c421f-1297-cd08-ea70-6750099275b1@amd.com> <YyVmYXGCfTuYUsNb@intel.com>
 <c958d871-9a89-3490-f5e3-3a2441926074@gmail.com> <YyhR9OGjWVwm31Rp@intel.com>
From:   =?UTF-8?Q?Christian_K=c3=b6nig?= <christian.koenig@amd.com>
In-Reply-To: <YyhR9OGjWVwm31Rp@intel.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?UFNzVUxmdTFtRzRnalIzVWljdXdjbWhvcDM4aG5WRUc1Mm9rRENtZklQV1NF?=
 =?utf-8?B?TmdnZXhZRlVmV0Rxamovcncrd0l6dkNwdmxFMFgzdmpPR0g0Q2NWdmdKTVFv?=
 =?utf-8?B?UTFCVGdzYStsQzNTTnIvT1ZpclFmblZhbldiSksxUDkxUDNORmg4RWUvdm5l?=
 =?utf-8?B?YnJhNFhxeUp1WFlIT1BRbzdGbVV4cHEwSzNjbWRvMWprWG9EUGhtRnpGYi95?=
 =?utf-8?B?NmZWL0Fwci8rMVp3cDBSSzJNUGtyYW85MFJlSWJMdjU3VFk0NU10V2NhcW1E?=
 =?utf-8?B?clcvQzkrZWdqSWV3S1VuMzBtbEpHQ0FSWHVMSjVZUExXZmNwSjJTZ3NzVjdI?=
 =?utf-8?B?T1ozZ0FZd2dpS1FPUDNiTFJXdytLck9FdUJERTdjY0didGZhL0FVQWlHc21N?=
 =?utf-8?B?WVpzT3R1bk1UWWhnYWFFYjNmMkt5ampDWmYrNThWWG4zYzI2THdRdTcyOHJk?=
 =?utf-8?B?dFpybWlmWWxwWDNxYUM4Tm5aWXVYSklyMk45RXZvT2hiNHNmMkJEN2dKM2Iv?=
 =?utf-8?B?VUtKYnRsRnhhMmt0WXIrZzhZSENQZnRSNHVsUDE0YzZMZGgvMzYwUkQxUGt4?=
 =?utf-8?B?OC9iREE3VHYvWTNZejVjV3Q5L014V2dhNjdyeTN3U2lGR3ZOWWIzWm5UMHVY?=
 =?utf-8?B?TXoxT3NMa1NsUmVTVElMZTVDTHpudStXcTlRdlNZVUlEQ0RrVUh0b2xXUVli?=
 =?utf-8?B?akFZNEZEYk5IYUZVTi9sUVhvQ3BkN1piRlFhQ0JPV3ZuSVQ1ejczNXI2MEQ2?=
 =?utf-8?B?L3FPMUpPNTdGZTV5bDdMcnNwTmFOWjQ2WkdMNEZIUjJlUjNlNTBIaUE2YnM4?=
 =?utf-8?B?OE4yeTJFY2lKSmZWWFVjM0tzbG8vYXhMQmxtTk1NZkVlU0NjYk5Db1Rnck1D?=
 =?utf-8?B?YTluTGY3TDMweW5rMVQ0QTRyQXErR05aZHY3eHFVVFpjR1RKQU54Q2xWa0FT?=
 =?utf-8?B?WUFlakNuKzJwZ21mcWV2cE9ubm1hazd4aWI1ZFpoVTNnWFo0aENDOXJ2VHUy?=
 =?utf-8?B?d3MxejgvNnpqQkc4Ti9LR1dOOHgyeExxSEVWdzk5MGVtbjNpa0V1cGJaYTVj?=
 =?utf-8?B?RlZUSXVPWFpVbGV0ZDlRR1hoUkFtdkUzdndWNTlCUXVNOFc5WjNoZmROQmxH?=
 =?utf-8?B?dXFaOXpmNUhmbTlFNlp1alJBbFV4RGk0VUYvNXo0WmJhSFB6R3kvczhOaU95?=
 =?utf-8?B?RzRFS210Sy9yMy9mdnpYc1NDdE5nVUlnOGxhL1ZDQjd1N2FHRkYzNUlpbVpi?=
 =?utf-8?B?K0pmVFJ4YnJlT0R3cGgvTysvSFluZm92YUExQUVlVThsSlBsenFhY28xdjFh?=
 =?utf-8?B?aDNhQUhoRzJQQnozUCtOY00zQlQ2dW9pNGNkUjZINW9jeHhDbFJ4QWtxcFlv?=
 =?utf-8?B?OTJVQ1pIVmlYQVphOTZlK2NMMTVDTll1eVlmSytVT1dsQW9zc1pNRDNxeldV?=
 =?utf-8?B?Rit2RUR5WHZpSTJ2WW9FSnk4cW02YXYxMmNQeFdYN1g0RVdLMmxQTzdhRDVy?=
 =?utf-8?B?ZU4rSXFMWEhURjEvL29Ea3MxOHVMRDNXUHhpaDFMd3M5UzZUcnBXUmVmNVd4?=
 =?utf-8?B?dWJBUzZvQWYvS1VrcGlOZ1M4dThpY0VnVElEYi9kOFk5MjBLekVzUHBqbnVu?=
 =?utf-8?B?Yis1b2hZUTQveCtnNlZRRFNaWk1PSm0wQ0pkT2RRVWhXRzU3aTRUb1NWREZC?=
 =?utf-8?B?UENkTHVOajN1TnUvQ0tEVThaZmNwR09JUnBmODlVQTQ0VGdWTjBGcEcwNXEx?=
 =?utf-8?B?RWF0RlhZQ2o2TFZYZmliV3FVZXNjREZ6RmZqL3F6WDVNQXc5anZ1OWx5Zmtm?=
 =?utf-8?B?SHY5ZG85TjFOZmdxWkZQWE9iYk5FSjd6OWk0eDJZT0hDQTNjL0x4Y1NmZEY0?=
 =?utf-8?B?QWdkdnF6TjQxcEgwckZtS1k3WldvdjJTQ2NmOVJZWWI3REs0eUlRVDFQbEpR?=
 =?utf-8?B?Wlo2RVRHcGw1S2swS2ROQXNPTXEwY0hnWlBibi9RTXRYN0tsS1VxeXllc3dK?=
 =?utf-8?B?d3NSdXdBd21qTnI5bWZ2eEJxZWpKVmZqWEM2ZjAyblcrSUl0aEFiZVd1NWN5?=
 =?utf-8?B?allZK0Y1K0tBTzJ2U1NzYW8xOC9GVFlTTUVHdU5WN0lTQkIzZE5OaDl3cjNU?=
 =?utf-8?Q?bHgIvnw8lAucHUWfUFa0SRTK+?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cde44827-b2de-43fe-b4f6-08da9a337647
X-MS-Exchange-CrossTenant-AuthSource: BN8PR12MB3587.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Sep 2022 11:38:24.7579
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: H6H/TaDwGnMZOPjUugIg//IFT7GetfxHvK6Yyt+aqPwYG925/fbPq61iDRrbs/fP
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB4227
X-Spam-Status: No, score=-3.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Am 19.09.22 um 13:26 schrieb Ville Syrjälä:
> On Sat, Sep 17, 2022 at 05:18:40PM +0200, Christian König wrote:
>> Am 17.09.22 um 08:17 schrieb Ville Syrjälä:
>>> On Thu, Sep 15, 2022 at 06:05:30PM +0200, Christian König wrote:
>>>> Am 15.09.22 um 15:02 schrieb Yadav, Arvind:
>>>>> On 9/15/2022 5:37 PM, Christian König wrote:
>>>>>> Is that sufficient to allow running a desktop on amdgpu with the
>>>>>> extra check enabled? If yes that would be quite a milestone.
>>>>>>
>>>>> Yes, It is running on amdgpu with extra config enabled.
>>>> In this case I will start pushing the patches to drm-misc-next. I'm just
>>>> going to leave out the last one until the IGT tests are working as well.
>>> ffs Christian. intel CI blew up yet again:
>>> https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Fintel-gfx-ci.01.org%2Ftree%2Fdrm-tip%2FCI_DRM_12146%2Fshard-glk7%2Figt%40kms_plane_lowres%40tiling-y%40pipe-c-hdmi-a-2.html&amp;data=05%7C01%7Cchristian.koenig%40amd.com%7C31a4fd82204b4eada97708da9a31d922%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637991836142423547%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;sdata=TqPiX483fF%2FUdZHTjle8k5XplcF3DVaZBs0IzQlNYck%3D&amp;reserved=0
>>>
>>> The last time (some ttm thing) was just a week or two ago,
>>> so it's really getting tiresome watching you push entirely
>>> untested stuff all the time. Would be really helpful if you
>>> finally started to do/require premerge testing.
>> Well first of all sorry for causing trouble, but as I wrote above I
>> intentionally left out the last one to *not* break the IGT tests.
>>
>> The patches pushed so far where just updating a bunch of corner cases
>> and fixing the selftests.
>>
>> Do you have any more insight why that should affect the IGT tests?
> I have no idea. You have the oopses from pstore right there.
> Did you even look at them?

Ah! Sorry, I didn't see that there were additional links to the oopses. 
Yeah, the problem is obvious with them.

The check for the signaled bit comes before grabbing the lock. This only 
worked before because of the __dma_fence_enable_sw_signaling() shortcut.

Going to send a fix for this in a minute.

Thanks,
Christian.