Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp381147rwb; Thu, 22 Sep 2022 00:28:47 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6WBSlvR8yAsIR1LKk5IXIPQThhzKBvEEXj0gDS/s/FMBqfJuA7EbZH889XKe9ZbPZwhZR/ X-Received: by 2002:aa7:90d0:0:b0:544:fc12:5c55 with SMTP id k16-20020aa790d0000000b00544fc125c55mr2316847pfk.6.1663831727050; Thu, 22 Sep 2022 00:28:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663831727; cv=none; d=google.com; s=arc-20160816; b=BvZUyyNSA16eWoLYA7uj/j4GJecxpr03o61aNnSGgZ0CajUaxllFXD3vDKMqCwB3WY 3yntTdYIP0ExnLL9Yatkx8p/sRvwQbVn2tK+281Tiwg9mOvvNShSrhm+EyBlKS1WlGC6 rFt1jexfXBwpjxayYyLbf/MgWcHWBzCRLY/d1qIQwJqAk2CMWnp/kWS53Qpe9jn++Qbf tXBObRSK32e1rU3br6shnqKsUfjH6x6wROdKi2Wf2PN+xY9c/YjTsrYMCbmec7ItPedZ V5TUBIrqG3/0yRTAyEQbVDMnlU99EWQVQwAL/z4NJPA24FllN+rfIl9xFFbrl4fDEbiO nnfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Bcsg0tV+lgW9CbGhHo/zn2I4ruFsWX0UG/9AwF+NFFs=; b=BiKjN+0lNQb6S25o/WBy5yjK2oPnLXDTXR6CqMX5jylXSACbX3SSLAh9pt7DLT8FDk eRcQ/FzA7dejhoaCAb9eD4mNwssGENL0HwYY2IeL0qnQGxujd3tmg4aTY+3TXR0W2Bip SEj8ibaIXbWhTnOTUJuICa3mnvo1aOpImmiTah4iE+KvkzghAduPhfHf4XJctmFMETts a4iQBrSOaiCav4LO7bZEnGv5+LsPpfqaxTvfRbgjuDzufcwzWNL7P7rupmndQsK6zUG6 Z8HuBSnv/AYv+m/C4YqKFWmZVOUggVqM9VLJYJKdaJ5oBseDFwp6OB4gqlPIUmdgDhtc KBkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=E7G5lBsF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x21-20020aa79575000000b0053e6b07c3d3si5186889pfq.150.2022.09.22.00.28.30; Thu, 22 Sep 2022 00:28:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=E7G5lBsF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230472AbiIVHMd (ORCPT + 99 others); Thu, 22 Sep 2022 03:12:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55964 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230368AbiIVHMO (ORCPT ); Thu, 22 Sep 2022 03:12:14 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 507DBC88BC; Thu, 22 Sep 2022 00:11:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1663830719; x=1695366719; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=kDXTHixhRSXZMR0TZzuhbPkqowyMDnBxeaANJslcw9w=; b=E7G5lBsFVZcy49zdpwLGc04zDsqGrHtJrVk1REUMa56RtAAml/q9mgWa lComoHbox78HlMrrw3qL+BCbxZlGPercKJ7VBopRkJHciPsXrvPDDei/d d6/YwSKK/w80URlK6krp7ZoQeLCCBh28iQ5aZ0c/1cIxvNGCAbNIsWS+Y j3fZBr+/0zTePOo3VaM9Qi1mpidGOLeGOY76rUzvpKFCmeMju5SsphiB3 hiC6MJ4P62NAu+uLaXM/wUcr8DTEHFbLnub/0HW1CPMrs+wHE9T8z7rlB tuWUoDEjHP3P8PxNj7VQd91XjjU20STCVJKyxfvdcVEfWx654fj78J1lT A==; X-IronPort-AV: E=Sophos;i="5.93,335,1654585200"; d="scan'208";a="181582214" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 22 Sep 2022 00:11:56 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Thu, 22 Sep 2022 00:11:56 -0700 Received: from CHE-LT-I17769U.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.12 via Frontend Transport; Thu, 22 Sep 2022 00:11:50 -0700 From: Arun Ramadoss To: , CC: , , , , , , , , , , , , , , Subject: [Patch net-next v4 2/6] net: dsa: microchip: enable phy interrupts only if interrupt enabled in dts Date: Thu, 22 Sep 2022 12:40:24 +0530 Message-ID: <20220922071028.18012-3-arun.ramadoss@microchip.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220922071028.18012-1-arun.ramadoss@microchip.com> References: <20220922071028.18012-1-arun.ramadoss@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In the lan937x_mdio_register function, phy interrupts are enabled irrespective of irq is enabled in the switch. Now, the check is added to enable the phy interrupt only if the irq is enabled in the switch. Signed-off-by: Arun Ramadoss Reviewed-by: Andrew Lunn --- drivers/net/dsa/microchip/lan937x_main.c | 13 ++++++++----- 1 file changed, 8 insertions(+), 5 deletions(-) diff --git a/drivers/net/dsa/microchip/lan937x_main.c b/drivers/net/dsa/microchip/lan937x_main.c index a606d78c057e..2664331cc743 100644 --- a/drivers/net/dsa/microchip/lan937x_main.c +++ b/drivers/net/dsa/microchip/lan937x_main.c @@ -235,17 +235,20 @@ static int lan937x_mdio_register(struct ksz_device *dev) ds->slave_mii_bus = bus; - ret = lan937x_irq_phy_setup(dev); - if (ret) { - of_node_put(mdio_np); - return ret; + if (dev->irq > 0) { + ret = lan937x_irq_phy_setup(dev); + if (ret) { + of_node_put(mdio_np); + return ret; + } } ret = devm_of_mdiobus_register(ds->dev, bus, mdio_np); if (ret) { dev_err(ds->dev, "unable to register MDIO bus %s\n", bus->id); - lan937x_irq_phy_free(dev); + if (dev->irq > 0) + lan937x_irq_phy_free(dev); } of_node_put(mdio_np); -- 2.36.1