Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp754245rwb; Thu, 22 Sep 2022 06:08:08 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4BNgovIExJmHIhcM+NcfV0Y4bKfbTvGS4aJyufdNZ1blagDplzwl66tAucU9sNJRzIss2z X-Received: by 2002:a05:6402:44c:b0:445:f2f1:4add with SMTP id p12-20020a056402044c00b00445f2f14addmr3218367edw.257.1663852088674; Thu, 22 Sep 2022 06:08:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663852088; cv=none; d=google.com; s=arc-20160816; b=fPKYMBZ6mt2835/1kXjLvqe94JqGgY9Mxs9JZdHthW1hEh9H5q+yGmntvdJCW6CBkd bhuLWojX2ORmEZ7zNBMb7zovKZ9CNzvk7ZS8KhisL5l9gzbhWaWGHP3z3ZpXGzd/PO7k cWn/tX9rLrCh+R++UY3VAo/U+uJmCdJRI5zh9o73tExPPzpwiz9h4ZiIK84rIRT5qow2 Pz8lc4tkWzpI62AzcLDztqD2hL29XaCwRqyfRdh1YaGheNej3KufsweoGlmSDtQ+wTLF Y5CM/714zyvf4evoVQo4SntpXguT2yFUlmNDM6Sx4GpS4hWYkT759fhCF54DtjLYWL5h HQmg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=3nuqawZO/oysx683uHs52mHGHfy7Wf+8CTWtHYZPslY=; b=lbL0gTyq1bG2UZ6H950R09phvSh7TfiiChpyOHWxy8omqioRIcVw8462JK6BodkK87 PZFpPaHO60dqzH27KDmh0LiHGWno5dOmVBvx5Hy5ONSwM3TljyzRZZDxJYokScGuzzcO 7Mqeee4wSI9bVE0NKbj+dEaGuQVWvDkWYmTJUDRs6HPRZ1qu643b9miWkFbeeQKlLOjB Y/euaIWpLfsEVhnfMTAcMuL7tF1Gl/SV+lcZF2sR+vThZdGicJanQ/EDyT5z1IXG9/aL oGuOa0h25+s420ELbpt/sFOeXp79bzTNQJrjtpZb5HSyHCaRHzuNouLAjBe+1O0Q3KmS cTXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=fwjbs38C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b18-20020a056402279200b004517679cd84si6364492ede.51.2022.09.22.06.07.42; Thu, 22 Sep 2022 06:08:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=fwjbs38C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231246AbiIVMpe (ORCPT + 99 others); Thu, 22 Sep 2022 08:45:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46522 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231127AbiIVMpT (ORCPT ); Thu, 22 Sep 2022 08:45:19 -0400 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E3A3FB2D99 for ; Thu, 22 Sep 2022 05:45:17 -0700 (PDT) X-UUID: 397485c919434f008524c07fcb85da56-20220922 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=3nuqawZO/oysx683uHs52mHGHfy7Wf+8CTWtHYZPslY=; b=fwjbs38C6uocAYXfFd7XjNCa58Hjs0R2gmy3/R5C/c1E3y1EHxQZe4Fv4wDwNjtsOHhO/ciVAAr4CrCxy3wkt2Qks0Aptv1JtADXcd/ih4zHj6u2qvpxZuvSWwfmepMMIFaHtUc0Fj14NYLb2eGLtIZEGXBaUZXHndvHWEhTGZI=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.11,REQID:c7089b68-489d-4dfb-9e63-a60fafbfd36e,IP:0,U RL:0,TC:0,Content:-25,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTI ON:release,TS:70 X-CID-INFO: VERSION:1.1.11,REQID:c7089b68-489d-4dfb-9e63-a60fafbfd36e,IP:0,URL :0,TC:0,Content:-25,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTI ON:quarantine,TS:70 X-CID-META: VersionHash:39a5ff1,CLOUDID:f2a6e4e3-87f9-4bb0-97b6-34957dc0fbbe,B ulkID:220922152940IA7ZNPK4,BulkQuantity:68,Recheck:0,SF:28|17|19|48|823|82 4,TC:nil,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:41,QS:nil,BEC:nil,COL :0 X-UUID: 397485c919434f008524c07fcb85da56-20220922 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 233205002; Thu, 22 Sep 2022 20:45:12 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.15; Thu, 22 Sep 2022 20:45:10 +0800 Received: from mszsdaap41.gcn.mediatek.inc (10.16.6.141) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 22 Sep 2022 20:45:10 +0800 From: To: , , , , , , , CC: , , , , , , Xinlei Lee Subject: [PATCH v8,3/3] drm: mediatek: Add mt8186 dpi compatibles and platform data Date: Thu, 22 Sep 2022 20:45:02 +0800 Message-ID: <1663850702-26529-4-git-send-email-xinlei.lee@mediatek.com> X-Mailer: git-send-email 2.6.4 In-Reply-To: <1663850702-26529-1-git-send-email-xinlei.lee@mediatek.com> References: <1663850702-26529-1-git-send-email-xinlei.lee@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS, SPF_PASS,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Xinlei Lee Add the compatible because use edge_cfg_in_mmsys in mt8186. Signed-off-by: Xinlei Lee --- drivers/gpu/drm/mediatek/mtk_dpi.c | 21 +++++++++++++++++++++ drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 ++ 2 files changed, 23 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_dpi.c b/drivers/gpu/drm/mediatek/mtk_dpi.c index bd1870a8504a..2fcf7a61c340 100644 --- a/drivers/gpu/drm/mediatek/mtk_dpi.c +++ b/drivers/gpu/drm/mediatek/mtk_dpi.c @@ -941,6 +941,24 @@ static const struct mtk_dpi_conf mt8183_conf = { .csc_enable_bit = CSC_ENABLE, }; +static const struct mtk_dpi_conf mt8186_conf = { + .cal_factor = mt8183_calculate_factor, + .reg_h_fre_con = 0xe0, + .max_clock_khz = 150000, + .output_fmts = mt8183_output_fmts, + .num_output_fmts = ARRAY_SIZE(mt8183_output_fmts), + .edge_cfg_in_mmsys = true, + .pixels_per_iter = 1, + .is_ck_de_pol = true, + .swap_input_support = true, + .support_direct_pin = true, + .dimension_mask = HPW_MASK, + .hvsize_mask = HSIZE_MASK, + .channel_swap_shift = CH_SWAP, + .yuv422_en_bit = YUV422_EN, + .csc_enable_bit = CSC_ENABLE, +}; + static const struct mtk_dpi_conf mt8192_conf = { .cal_factor = mt8183_calculate_factor, .reg_h_fre_con = 0xe0, @@ -1091,6 +1109,9 @@ static const struct of_device_id mtk_dpi_of_ids[] = { { .compatible = "mediatek,mt8183-dpi", .data = &mt8183_conf, }, + { .compatible = "mediatek,mt8186-dpi", + .data = &mt8186_conf, + }, { .compatible = "mediatek,mt8192-dpi", .data = &mt8192_conf, }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/mediatek/mtk_drm_drv.c index 546b79412815..3d32fbc66ac1 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c @@ -646,6 +646,8 @@ static const struct of_device_id mtk_ddp_comp_dt_ids[] = { .data = (void *)MTK_DPI }, { .compatible = "mediatek,mt8183-dpi", .data = (void *)MTK_DPI }, + { .compatible = "mediatek,mt8186-dpi", + .data = (void *)MTK_DPI }, { .compatible = "mediatek,mt8192-dpi", .data = (void *)MTK_DPI }, { .compatible = "mediatek,mt8195-dp-intf", -- 2.18.0