Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp97893rwb; Thu, 22 Sep 2022 15:05:04 -0700 (PDT) X-Google-Smtp-Source: AMsMyM57/zlrr4jvGNQBfH5CgA2NTcjbF/jEZZTtYa4Zyamj5OZWlBRUYUUHKhusjkEecd5IRFYd X-Received: by 2002:a17:907:6094:b0:781:229a:2e8b with SMTP id ht20-20020a170907609400b00781229a2e8bmr4485329ejc.99.1663884303974; Thu, 22 Sep 2022 15:05:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1663884303; cv=none; d=google.com; s=arc-20160816; b=hSwBaM3vtQtscnrJDlTLAaH8iqzrQ+ThjUwDFuHeWD+V8k8c3COQeFUhu0NkAndZwZ c120PCW4uxUap9mQdB1shJeZb5snTcwyp1DhBHaG9RB48jBkLU7SDMtnQoeunFeFHcXw UXY8EXZd8xSNwl17cJS45uUqrOBfOJYQQFP5SiR3zz0f2hM1B3pgbIQ37muhz65UtZIp mJ3Ru85bpEFOxD2CTK0jSgfwoeKvwPCmqk4trjwvfOXxqGnJ1GZjoUtfdgMkYPY+LZwm IREVigr+EbJ6/zo3CZLQiuQv4sSBcHpp3lcwOpvnXUlpwqfyNMjmUBLPjHarwt8ISucq RIOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=YXAA3wrpTqnibXHkuTMH+LYuXcCU9SFo/bY+V9I9ODo=; b=lcJfJZXXy4SWoOU2D9r87bD3FaRca/3HY8UE1njp4v3x7Z2flVItiyOv4c4HKb5P3Q /8qvljhPrFRkjnFQI5rpqumFAOeObuRgHSPjOU/iEaRmU0Co0qJkKpuDZ/vXYelYT/wt Fet/5+j6bxSfCHmsgoctPniqUQmK2wyH06+QuBCJ2B8Rmp3mWftaD31qqtSnR7TiijNc 6T+ut6cvGkPwYRDVQ+ODMOPvVvJgBGGgVgOOJSbWEVOTKcxfLOLD60Wqls7WDzI2H8g9 ZugwjgG0FHpch9ExN2yOakYOGMklLXhdAc214txCRmNt4ab5c0qhpC7KyLioIdRIe+9q k9XA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c+2qdmVF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o22-20020a170906975600b007313312730esi7013293ejy.85.2022.09.22.15.04.24; Thu, 22 Sep 2022 15:05:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c+2qdmVF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229657AbiIVVVi (ORCPT + 99 others); Thu, 22 Sep 2022 17:21:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44320 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229716AbiIVVVh (ORCPT ); Thu, 22 Sep 2022 17:21:37 -0400 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 66033110B33; Thu, 22 Sep 2022 14:21:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1663881694; x=1695417694; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=65P9S+8C98ViN8zBsdNHof0LZXir7wuugXfH7l4deP0=; b=c+2qdmVFxSiNvmTJC+4klJryHQ76jlxE0SH6OxV3H56uTU3QA14viBNL Aiqdr0fwUYX/0v8I9+WEZlszuECiN5WUarapklLTMy6YCBDHRMeuccSsF xUkRViGeWRWg6Y3OStrYvRjwTGA+YOAbM15CyJ8XeEjbjkfMB3P2yOsiK 6/qfgOYMrQeY+bFWXSgzwqTbHMVBjMYR3jInAq/WPrnSwnr7jYOzeR4UX eb2Sxg0YNP5Ab0ZyZFQRPSt2axWonKXGiqU7CKfF1ZwsUFtxFbVTijtW2 eieuDPRX7uKVQKMVlzVFT77/SzFSYkwOs3nYQr3W3neUawCPPIYmv4vhv Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10478"; a="283528373" X-IronPort-AV: E=Sophos;i="5.93,337,1654585200"; d="scan'208";a="283528373" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Sep 2022 14:21:33 -0700 X-IronPort-AV: E=Sophos;i="5.93,337,1654585200"; d="scan'208";a="723860570" Received: from sponnura-mobl1.amr.corp.intel.com (HELO [10.209.58.200]) ([10.209.58.200]) by fmsmga002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Sep 2022 14:21:32 -0700 Message-ID: <4d61b9c0-ee00-c5f6-bef1-622b80c79714@intel.com> Date: Thu, 22 Sep 2022 14:21:31 -0700 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.11.0 Subject: Re: [PATCH] ACPI: processor_idle: Skip dummy wait for processors based on the Zen microarchitecture Content-Language: en-US To: Andreas Mohr Cc: K Prateek Nayak , linux-kernel@vger.kernel.org, rafael@kernel.org, lenb@kernel.org, linux-acpi@vger.kernel.org, linux-pm@vger.kernel.org, dave.hansen@linux.intel.com, bp@alien8.de, tglx@linutronix.de, puwen@hygon.cn, mario.limonciello@amd.com, peterz@infradead.org, rui.zhang@intel.com, gpiccoli@igalia.com, daniel.lezcano@linaro.org, ananth.narayan@amd.com, gautham.shenoy@amd.com, Calvin Ong , stable@vger.kernel.org, regressions@lists.linux.dev References: <20220921063638.2489-1-kprateek.nayak@amd.com> <20e78a49-25df-c83d-842e-1d624655cfd7@intel.com> <0885eecb-042f-3b74-2965-7d657de59953@amd.com> <88c17568-8694-940a-0f1f-9d345e8dcbdb@intel.com> From: Dave Hansen In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 9/22/22 13:10, Andreas Mohr wrote: > (- but then what about other more modern chipsets?) > > --> we need to achieve (hopefully sufficiently precisely) a solution which > takes into account Zen3 STPCLK# improvements while > preserving "accepted" behaviour/requirements on *all* STPCLK#-hampered chipsets > ("STPCLK# I/O wait is default/traditional handling"?). Ideally, sure. But, we're talking about theoretically regressing the idle behavior of some indeterminate set of old systems, the majority of which are sitting in a puddle of capacitor goo at the bottom of a landfill right now. This is far from an ideal situation. FWIW, I'd much rather do something like if ((boot_cpu_data.x86_vendor == X86_VENDOR_AMD) && (boot_cpu_data.x86_model >= 0xF)) return; inl(slow_whatever); than a Zen check. AMD has, as far as I know, been a lot more sequential and sane about model numbers than Intel, and there are some AMD model number range checks in the codebase today. A check like this would also be _relatively_ future-proof in the case that X86_FEATURE_ZEN stops getting set on future AMD CPUs. That's a lot more likely than AMD going and reusing a <0xF model.