Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp289709rwb; Sun, 25 Sep 2022 21:00:20 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7bhTAffs3DsBGKQBZXXNp1uvmkPj/D7MIJZJh+0YPCL++Od3m02rzi8RPWE9z/REtf/6H0 X-Received: by 2002:a17:907:1c03:b0:77b:9d77:c5 with SMTP id nc3-20020a1709071c0300b0077b9d7700c5mr16435203ejc.225.1664164820673; Sun, 25 Sep 2022 21:00:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664164820; cv=none; d=google.com; s=arc-20160816; b=sqUr8j/0nZZnVhJFdVN7zp2kcx3bBVmeBdXdvVYcWZyc0xPOM9lQjSnYHIvXylH+Eq smG3doLch9w1XrAl8asqnTP6Rd6RLDeOQL7PV1BRD0lD7zmmo8yqLzssAngnBNNx+OPa OQvFDpVp8fhZaXWs1O3XZpTUJeSJDVKJY7jEqdAgGLXx3hrR/MD/WIP2els5vk0wpaqB dNiGhnE5ayOYIAC7RjrDbNXtEjxb5qyvCJLTTVrqfhxzCOwrY2S8Nxsm86TFVN6IqII4 bhct2ClwCJwJDyLAYLLIJK3rYv0T4cji5D+x9qHvSujkEEGiFt0idhV05XpwLaUOmBQU HHpQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=TpGdo8YLUfNpiiMkdCAL0BS/gMc39qYGqutpqRvM6uA=; b=lpnEwwNq0hGC8O4wJKASdG0zl8OBalN8BEASSpxHmbWa6x9RMEtfkMY9ZhPpaCubaF zX2PG3eH/HfhpiT2xEgwYFmh/xR99FVxBMONWIy9sv616rmp0sOnlBtsqqGdrpxk4FSg ohcTSUHyIhiw8bD16+dvIQQnlM3E36UG2jT7dV61WIQmNggGyua86YdR0Ubi8TtYS55s 9bokAjrYld9TL+Gc39YaVTQ7ZrXofoAbC6PYRRh/BkYx3n0PM+zPPGi4jHSoaUZImMrO CxeZRNzffV5XW2/KRO+PFeq8D0C4ejFzZSzfba08bfXrV1WKLva9PlbL7LEWtwpBRZPN bhrA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Ku8e7ipZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id lv23-20020a170906bc9700b00777be437681si10883769ejb.984.2022.09.25.20.59.30; Sun, 25 Sep 2022 21:00:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=Ku8e7ipZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233390AbiIZDVr (ORCPT + 99 others); Sun, 25 Sep 2022 23:21:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38382 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233243AbiIZDVo (ORCPT ); Sun, 25 Sep 2022 23:21:44 -0400 Received: from mail-ed1-x536.google.com (mail-ed1-x536.google.com [IPv6:2a00:1450:4864:20::536]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 69D7C3AA for ; Sun, 25 Sep 2022 20:21:43 -0700 (PDT) Received: by mail-ed1-x536.google.com with SMTP id z13so7179648edb.13 for ; Sun, 25 Sep 2022 20:21:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date; bh=TpGdo8YLUfNpiiMkdCAL0BS/gMc39qYGqutpqRvM6uA=; b=Ku8e7ipZ1GekiwnoQDVJ3JkQHOLopeFbo0m2ZjlMYrBgdr/57uoj/gCpcGHRIPCzJ+ I017V06R+QTg7hXPVKORFufeGSAZ+o2rfQGTJ6UF/t5M4bIK/MTlpZxKzi6jdLUMhece fYeIccxUh1xMFNl7f0a0VO1snFrDsPeXF2IDE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date; bh=TpGdo8YLUfNpiiMkdCAL0BS/gMc39qYGqutpqRvM6uA=; b=ksDxgAHba3wETj+Cg5dOpxOmNvmmVTv4yT6x1EbmMU084p3KB+uvRgpIBxWt3UtUxf 75W3EEmtXacjuSBlPHe1vYUnxF1iWo71euYzl9sABfT85OmcUHGcRt4DlzIqEdIaA1q2 PsNEhCuS1u76RMGLm1hMycKgcAFSUTjm+xqqIPW2pnLKnu3V+YdnCAclMNCuqnaKvUk6 CQHSX0Hm2+ZdaLXDGJR8cySGVm2IysbYOfa2nvFR0ow7JBKUKYt/QwqpZYHlzffwTe2V Q5hFYGb0dRuNTqXlwe2T6KbrMMf70/Ufql+Ctzhe12sZ8lK7ttt5nbWGq8x0yRKJY7Ms O73g== X-Gm-Message-State: ACrzQf20PHcSHcA6Dw4rKwWPAyO1RZGpBqTDcGIQgjcumIYD+B1icaSj 56UTKaAs5aEqW/MWIFi/Ooneu0ln6hgz8M+R6gQEig== X-Received: by 2002:aa7:db12:0:b0:457:2973:7e24 with SMTP id t18-20020aa7db12000000b0045729737e24mr5740524eds.264.1664162501979; Sun, 25 Sep 2022 20:21:41 -0700 (PDT) MIME-Version: 1.0 References: <20220915072458.18232-1-angelogioacchino.delregno@collabora.com> <20220915072458.18232-9-angelogioacchino.delregno@collabora.com> In-Reply-To: <20220915072458.18232-9-angelogioacchino.delregno@collabora.com> From: Chen-Yu Tsai Date: Mon, 26 Sep 2022 11:21:29 +0800 Message-ID: Subject: Re: [PATCH v2 08/10] clk: mediatek: clk-mt8195-topckgen: Drop univplls from mfg mux parents To: AngeloGioacchino Del Regno Cc: matthias.bgg@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, miles.chen@mediatek.com, rex-bc.chen@mediatek.com, nfraprado@collabora.com, chun-jie.chen@mediatek.com, jose.exposito89@gmail.com, drinkcat@chromium.org, weiyi.lu@mediatek.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Sep 15, 2022 at 3:25 PM AngeloGioacchino Del Regno wrote: > > These PLLs are conflicting with GPU rates that can be generated by > the GPU-dedicated MFGPLL and would require a special clock handler > to be used, for very little and ignorable power consumption benefits. > Also, we're in any case unable to set the rate of these PLLs to > something else that is sensible for this task, so simply drop them: > this will make the GPU to be clocked exclusively from MFGPLL for > "fast" rates, while still achieving the right "safe" rate during > PLL frequency locking. > > Signed-off-by: AngeloGioacchino Del Regno Reviewed-by: Chen-Yu Tsai