Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp584080rwb; Mon, 26 Sep 2022 03:16:12 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4n1s1AEkCW195e7aGb1brqNMrXfdCDO2BLKwKtFZE3VG+p/kq0qL/KgJWxHTSvDFxJ3Ofp X-Received: by 2002:a17:906:58ca:b0:782:ca5b:ea93 with SMTP id e10-20020a17090658ca00b00782ca5bea93mr10916716ejs.491.1664187371879; Mon, 26 Sep 2022 03:16:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664187371; cv=none; d=google.com; s=arc-20160816; b=zH4OETUfZzi0Qw2euvRjSXUobUycUym4YVZCA09th5RBp83aINnDqhVsiKt6z5y+x5 VWAKWIsQHNeXKB/l7ZGX6KE8gywCgDWfk5p6TecDY1PQEWlrr/ehBYhN8iJ1cCd3IQNt Rli0ZVOv9ahTcijlNTjrNzKuukuvY8kom9Btq0/H9nCyiW2DJohU6qWjACzk/yFeCLXw ZC7jLT/S46fidC4CG/tAG/d7B5aYYOtEYXMwjwaPMts/QV3ZZrc64lTjKJWBZuY3LxyM X6NBOfnTRyVT4kZ98iMUaSMZQHGnOdrS4N5hzkTeyfxDMEe+GJXXELqQUfvig17lkn9p JgQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=POxSbIz2VeedjaKpzxla2fSxLSxQ0sdowk+sEVCz1x8=; b=xBg/7IidXaKJa/BOQRID/cSonoRaDHEbhOmpfoylc4dRyto4HTEmdXw5taMsyWmWnr cKXCI1Ugyc38kLDZjxGuLcOaZk3S8/afDblPesipF0FOLX890Wg7RaZGjM9oOkU14iVc OwpJnHIf2mGqh9njbMVDnFY+SSvo0U/Kz2P/E6v3rZOcuXt2Q3fXg8Fa//uB+gFwS/bf t/4UedvUOsH6dCX5TCzj5yVZMPLnaEqYntAINOzdaFJ6lUTV38uLvH4LZT2tjZwzQ5t7 08TWW/ElDkT+uL0QyRyla17MuZqPsb8iWNV1ILFiJKez37Qj2xY8sPYdee7JZ/cc+DfU Wfcg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=lVCEGIAz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f1-20020a17090631c100b00780636887fesi13536314ejf.797.2022.09.26.03.15.47; Mon, 26 Sep 2022 03:16:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=lVCEGIAz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234615AbiIZJxZ (ORCPT + 99 others); Mon, 26 Sep 2022 05:53:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39620 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233550AbiIZJxO (ORCPT ); Mon, 26 Sep 2022 05:53:14 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2D6B0101F9 for ; Mon, 26 Sep 2022 02:53:12 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id B8B8BB8049B for ; Mon, 26 Sep 2022 09:53:10 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1834BC433C1; Mon, 26 Sep 2022 09:53:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1664185989; bh=XFUdlFGFYCg/e1pAPdVv5AlfL0RZd2gUplf7gXpHyxY=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=lVCEGIAzNxzQkm76KPmyF38LJWGmedSubsA6GCBTOvDH/Mdj6S3iLV9rMwPl02hmf ct6GQeTKsuqcLgctYSqbYwqGFQyrw3WFXnbxZBzbQCitcH6znOc4bX0KT5nrWTsUvO E6vcMScJKqaJtN2FxFaV145BVGxNCFRO0/iKngyo3X9otMG1AWYPKEKKerIK6Sm6Tq GWzFKiH6Am81v/HOcfvO3Ifo++NBV0O9pnzTLiQC2d4MPczCmejYdcZ976WmlnlWuz pI+yN7fnmstYcLgPTqFIPKtD/4OfnsD/Xbz5IoG4MkcWXHnfV4PhyrTtJa+K8vY+n5 JoWUUdjMLewEg== Received: by pali.im (Postfix) id 0DC848A3; Mon, 26 Sep 2022 11:53:05 +0200 (CEST) Date: Mon, 26 Sep 2022 11:53:05 +0200 From: Pali =?utf-8?B?Um9ow6Fy?= To: Christophe Leroy Cc: Michael Ellerman , Benjamin Herrenschmidt , Paul Mackerras , Scott Wood , Sinan Akman , "linuxppc-dev@lists.ozlabs.org" , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH 3/7] powerpc/85xx: p2020: Move all P2020 machine descriptions to p2020.c Message-ID: <20220926095305.gfwgf66ypah53cjx@pali> References: <20220819191557.28116-1-pali@kernel.org> <20220819191557.28116-4-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: User-Agent: NeoMutt/20180716 X-Spam-Status: No, score=-7.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Monday 26 September 2022 09:48:02 Christophe Leroy wrote: > Le 19/08/2022 à 21:15, Pali Rohár a écrit : > > This moves machine descriptions and all related code for all P2020 boards > > into new p2020.c source file. This is preparation for code deduplication > > and providing one unified machine description for all P2020 boards. > > I'm having hard time to review this patch. > > It looks like you are doing much more than just moving machine > descriptions and related code into p2020.c > > Apparently p2020.c has a lot of code that doesn't seem be move from > somewhere else. > > Maybe there is a need to tidy up in order to ease reviewing. This is probably harder to read due to how git format-patch generated this email. The important is: copy from arch/powerpc/platforms/85xx/mpc85xx_ds.c copy to arch/powerpc/platforms/85xx/p2020.c Which means that git thinks that my newly introduced file p2020.c is similar to old file mpc85xx_ds.c and generated diff in format which do: 1. copy mpc85xx_ds.c to p2020.c 2. apply diff on newly introduced file p2020.c Code is really moved from mpc85xx_ds.c and mpc85xx_rdb.c files into file p2020.c. File p2020.c is new in this patch. > > > > Signed-off-by: Pali Rohár > > --- > > arch/powerpc/platforms/85xx/Makefile | 2 + > > arch/powerpc/platforms/85xx/mpc85xx_ds.c | 23 --- > > arch/powerpc/platforms/85xx/mpc85xx_rdb.c | 44 ------ > > .../platforms/85xx/{mpc85xx_ds.c => p2020.c} | 134 ++++++++++++------ > > 4 files changed, 91 insertions(+), 112 deletions(-) > > copy arch/powerpc/platforms/85xx/{mpc85xx_ds.c => p2020.c} (65%) > > > > diff --git a/arch/powerpc/platforms/85xx/Makefile b/arch/powerpc/platforms/85xx/Makefile > > index 260fbad7967b..1ad261b4eeb6 100644 > > --- a/arch/powerpc/platforms/85xx/Makefile > > +++ b/arch/powerpc/platforms/85xx/Makefile > > @@ -23,6 +23,8 @@ obj-$(CONFIG_P1010_RDB) += p1010rdb.o > > obj-$(CONFIG_P1022_DS) += p1022_ds.o > > obj-$(CONFIG_P1022_RDK) += p1022_rdk.o > > obj-$(CONFIG_P1023_RDB) += p1023_rdb.o > > +obj-$(CONFIG_MPC85xx_DS) += p2020.o > > +obj-$(CONFIG_MPC85xx_RDB) += p2020.o > > obj-$(CONFIG_TWR_P102x) += twr_p102x.o > > obj-$(CONFIG_CORENET_GENERIC) += corenet_generic.o > > obj-$(CONFIG_FB_FSL_DIU) += t1042rdb_diu.o > > diff --git a/arch/powerpc/platforms/85xx/mpc85xx_ds.c b/arch/powerpc/platforms/85xx/mpc85xx_ds.c > > index 9a6d637ef54a..05aac997b5ed 100644 > > --- a/arch/powerpc/platforms/85xx/mpc85xx_ds.c > > +++ b/arch/powerpc/platforms/85xx/mpc85xx_ds.c > > @@ -168,7 +168,6 @@ static int __init mpc8544_ds_probe(void) > > > > machine_arch_initcall(mpc8544_ds, mpc85xx_common_publish_devices); > > machine_arch_initcall(mpc8572_ds, mpc85xx_common_publish_devices); > > -machine_arch_initcall(p2020_ds, mpc85xx_common_publish_devices); > > > > /* > > * Called very early, device-tree isn't unflattened > > @@ -178,14 +177,6 @@ static int __init mpc8572_ds_probe(void) > > return !!of_machine_is_compatible("fsl,MPC8572DS"); > > } > > > > -/* > > - * Called very early, device-tree isn't unflattened > > - */ > > -static int __init p2020_ds_probe(void) > > -{ > > - return !!of_machine_is_compatible("fsl,P2020DS"); > > -} > > - > > define_machine(mpc8544_ds) { > > .name = "MPC8544 DS", > > .probe = mpc8544_ds_probe, > > @@ -213,17 +204,3 @@ define_machine(mpc8572_ds) { > > .calibrate_decr = generic_calibrate_decr, > > .progress = udbg_progress, > > }; > > - > > -define_machine(p2020_ds) { > > - .name = "P2020 DS", > > - .probe = p2020_ds_probe, > > - .setup_arch = mpc85xx_ds_setup_arch, > > - .init_IRQ = mpc85xx_ds_pic_init, > > -#ifdef CONFIG_PCI > > - .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > - .pcibios_fixup_phb = fsl_pcibios_fixup_phb, > > -#endif > > - .get_irq = mpic_get_irq, > > - .calibrate_decr = generic_calibrate_decr, > > - .progress = udbg_progress, > > -}; > > diff --git a/arch/powerpc/platforms/85xx/mpc85xx_rdb.c b/arch/powerpc/platforms/85xx/mpc85xx_rdb.c > > index b6129c148fea..05f1ed635735 100644 > > --- a/arch/powerpc/platforms/85xx/mpc85xx_rdb.c > > +++ b/arch/powerpc/platforms/85xx/mpc85xx_rdb.c > > @@ -108,8 +108,6 @@ static void __init mpc85xx_rdb_setup_arch(void) > > printk(KERN_INFO "MPC85xx RDB board from Freescale Semiconductor\n"); > > } > > > > -machine_arch_initcall(p2020_rdb, mpc85xx_common_publish_devices); > > -machine_arch_initcall(p2020_rdb_pc, mpc85xx_common_publish_devices); > > machine_arch_initcall(p1020_mbg_pc, mpc85xx_common_publish_devices); > > machine_arch_initcall(p1020_rdb, mpc85xx_common_publish_devices); > > machine_arch_initcall(p1020_rdb_pc, mpc85xx_common_publish_devices); > > @@ -122,13 +120,6 @@ machine_arch_initcall(p1024_rdb, mpc85xx_common_publish_devices); > > /* > > * Called very early, device-tree isn't unflattened > > */ > > -static int __init p2020_rdb_probe(void) > > -{ > > - if (of_machine_is_compatible("fsl,P2020RDB")) > > - return 1; > > - return 0; > > -} > > - > > static int __init p1020_rdb_probe(void) > > { > > if (of_machine_is_compatible("fsl,P1020RDB")) > > @@ -153,13 +144,6 @@ static int __init p1021_rdb_pc_probe(void) > > return 0; > > } > > > > -static int __init p2020_rdb_pc_probe(void) > > -{ > > - if (of_machine_is_compatible("fsl,P2020RDB-PC")) > > - return 1; > > - return 0; > > -} > > - > > static int __init p1025_rdb_probe(void) > > { > > return of_machine_is_compatible("fsl,P1025RDB"); > > @@ -180,20 +164,6 @@ static int __init p1024_rdb_probe(void) > > return of_machine_is_compatible("fsl,P1024RDB"); > > } > > > > -define_machine(p2020_rdb) { > > - .name = "P2020 RDB", > > - .probe = p2020_rdb_probe, > > - .setup_arch = mpc85xx_rdb_setup_arch, > > - .init_IRQ = mpc85xx_rdb_pic_init, > > -#ifdef CONFIG_PCI > > - .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > - .pcibios_fixup_phb = fsl_pcibios_fixup_phb, > > -#endif > > - .get_irq = mpic_get_irq, > > - .calibrate_decr = generic_calibrate_decr, > > - .progress = udbg_progress, > > -}; > > - > > define_machine(p1020_rdb) { > > .name = "P1020 RDB", > > .probe = p1020_rdb_probe, > > @@ -222,20 +192,6 @@ define_machine(p1021_rdb_pc) { > > .progress = udbg_progress, > > }; > > > > -define_machine(p2020_rdb_pc) { > > - .name = "P2020RDB-PC", > > - .probe = p2020_rdb_pc_probe, > > - .setup_arch = mpc85xx_rdb_setup_arch, > > - .init_IRQ = mpc85xx_rdb_pic_init, > > -#ifdef CONFIG_PCI > > - .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > - .pcibios_fixup_phb = fsl_pcibios_fixup_phb, > > -#endif > > - .get_irq = mpic_get_irq, > > - .calibrate_decr = generic_calibrate_decr, > > - .progress = udbg_progress, > > -}; > > - > > define_machine(p1025_rdb) { > > .name = "P1025 RDB", > > .probe = p1025_rdb_probe, > > diff --git a/arch/powerpc/platforms/85xx/mpc85xx_ds.c b/arch/powerpc/platforms/85xx/p2020.c > > similarity index 65% > > copy from arch/powerpc/platforms/85xx/mpc85xx_ds.c > > copy to arch/powerpc/platforms/85xx/p2020.c > > index 9a6d637ef54a..d65d4c88ac47 100644 > > --- a/arch/powerpc/platforms/85xx/mpc85xx_ds.c > > +++ b/arch/powerpc/platforms/85xx/p2020.c > > @@ -1,11 +1,9 @@ > > // SPDX-License-Identifier: GPL-2.0-or-later > > /* > > - * MPC85xx DS Board Setup > > + * Freescale P2020 board Setup > > * > > - * Author Xianghua Xiao (x.xiao@freescale.com) > > - * Roy Zang > > - * - Add PCI/PCI Exprees support > > - * Copyright 2007 Freescale Semiconductor Inc. > > + * Copyright 2007,2009,2012-2013 Freescale Semiconductor Inc. > > + * Copyright 2022 Pali Rohár > > */ > > > > #include > > @@ -17,6 +15,7 @@ > > #include > > #include > > #include > > +#include > > > > #include > > #include > > @@ -27,6 +26,8 @@ > > #include > > #include > > > > +#include > > + > > #include > > #include > > #include "smp.h" > > @@ -41,6 +42,8 @@ > > #define DBG(fmt, args...) > > #endif > > > > +#ifdef CONFIG_MPC85xx_DS > > + > > #ifdef CONFIG_PPC_I8259 > > static void mpc85xx_8259_cascade(struct irq_desc *desc) > > { > > @@ -62,18 +65,11 @@ static void __init mpc85xx_ds_pic_init(void) > > struct device_node *cascade_node = NULL; > > int cascade_irq; > > #endif > > - if (of_machine_is_compatible("fsl,MPC8572DS-CAMP")) { > > - mpic = mpic_alloc(NULL, 0, > > - MPIC_NO_RESET | > > - MPIC_BIG_ENDIAN | > > - MPIC_SINGLE_DEST_CPU, > > - 0, 256, " OpenPIC "); > > - } else { > > - mpic = mpic_alloc(NULL, 0, > > - MPIC_BIG_ENDIAN | > > - MPIC_SINGLE_DEST_CPU, > > - 0, 256, " OpenPIC "); > > - } > > + > > + mpic = mpic_alloc(NULL, 0, > > + MPIC_BIG_ENDIAN | > > + MPIC_SINGLE_DEST_CPU, > > + 0, 256, " OpenPIC "); > > > > BUG_ON(mpic == NULL); > > mpic_init(mpic); > > @@ -142,9 +138,27 @@ static void __init mpc85xx_ds_uli_init(void) > > #endif > > } > > > > +#endif /* CONFIG_MPC85xx_DS */ > > + > > +#ifdef CONFIG_MPC85xx_RDB > > +static void __init mpc85xx_rdb_pic_init(void) > > +{ > > + struct mpic *mpic; > > + > > + mpic = mpic_alloc(NULL, 0, > > + MPIC_BIG_ENDIAN | > > + MPIC_SINGLE_DEST_CPU, > > + 0, 256, " OpenPIC "); > > + > > + BUG_ON(mpic == NULL); > > + mpic_init(mpic); > > +} > > +#endif /* CONFIG_MPC85xx_RDB */ > > + > > /* > > * Setup the architecture > > */ > > +#ifdef CONFIG_MPC85xx_DS > > static void __init mpc85xx_ds_setup_arch(void) > > { > > if (ppc_md.progress) > > @@ -157,38 +171,65 @@ static void __init mpc85xx_ds_setup_arch(void) > > > > printk("MPC85xx DS board from Freescale Semiconductor\n"); > > } > > +#endif /* CONFIG_MPC85xx_DS */ > > > > -/* > > - * Called very early, device-tree isn't unflattened > > - */ > > -static int __init mpc8544_ds_probe(void) > > +#ifdef CONFIG_MPC85xx_RDB > > +static void __init mpc85xx_rdb_setup_arch(void) > > { > > - return !!of_machine_is_compatible("MPC8544DS"); > > + if (ppc_md.progress) > > + ppc_md.progress("mpc85xx_rdb_setup_arch()", 0); > > + > > + mpc85xx_smp_init(); > > + > > + fsl_pci_assign_primary(); > > + > > +#ifdef CONFIG_QUICC_ENGINE > > + mpc85xx_qe_par_io_init(); > > +#endif /* CONFIG_QUICC_ENGINE */ > > + > > + printk(KERN_INFO "MPC85xx RDB board from Freescale Semiconductor\n"); > > } > > +#endif /* CONFIG_MPC85xx_RDB */ > > > > -machine_arch_initcall(mpc8544_ds, mpc85xx_common_publish_devices); > > -machine_arch_initcall(mpc8572_ds, mpc85xx_common_publish_devices); > > +#ifdef CONFIG_MPC85xx_DS > > machine_arch_initcall(p2020_ds, mpc85xx_common_publish_devices); > > +#endif /* CONFIG_MPC85xx_DS */ > > > > -/* > > - * Called very early, device-tree isn't unflattened > > - */ > > -static int __init mpc8572_ds_probe(void) > > -{ > > - return !!of_machine_is_compatible("fsl,MPC8572DS"); > > -} > > +#ifdef CONFIG_MPC85xx_RDB > > +machine_arch_initcall(p2020_rdb, mpc85xx_common_publish_devices); > > +machine_arch_initcall(p2020_rdb_pc, mpc85xx_common_publish_devices); > > +#endif /* CONFIG_MPC85xx_RDB */ > > > > /* > > * Called very early, device-tree isn't unflattened > > */ > > +#ifdef CONFIG_MPC85xx_DS > > static int __init p2020_ds_probe(void) > > { > > return !!of_machine_is_compatible("fsl,P2020DS"); > > } > > +#endif /* CONFIG_MPC85xx_DS */ > > + > > +#ifdef CONFIG_MPC85xx_RDB > > +static int __init p2020_rdb_probe(void) > > +{ > > + if (of_machine_is_compatible("fsl,P2020RDB")) > > + return 1; > > + return 0; > > +} > > + > > +static int __init p2020_rdb_pc_probe(void) > > +{ > > + if (of_machine_is_compatible("fsl,P2020RDB-PC")) > > + return 1; > > + return 0; > > +} > > +#endif /* CONFIG_MPC85xx_RDB */ > > > > -define_machine(mpc8544_ds) { > > - .name = "MPC8544 DS", > > - .probe = mpc8544_ds_probe, > > +#ifdef CONFIG_MPC85xx_DS > > +define_machine(p2020_ds) { > > + .name = "P2020 DS", > > + .probe = p2020_ds_probe, > > .setup_arch = mpc85xx_ds_setup_arch, > > .init_IRQ = mpc85xx_ds_pic_init, > > #ifdef CONFIG_PCI > > @@ -199,12 +240,14 @@ define_machine(mpc8544_ds) { > > .calibrate_decr = generic_calibrate_decr, > > .progress = udbg_progress, > > }; > > - > > -define_machine(mpc8572_ds) { > > - .name = "MPC8572 DS", > > - .probe = mpc8572_ds_probe, > > - .setup_arch = mpc85xx_ds_setup_arch, > > - .init_IRQ = mpc85xx_ds_pic_init, > > +#endif /* CONFIG_MPC85xx_DS */ > > + > > +#ifdef CONFIG_MPC85xx_RDB > > +define_machine(p2020_rdb) { > > + .name = "P2020 RDB", > > + .probe = p2020_rdb_probe, > > + .setup_arch = mpc85xx_rdb_setup_arch, > > + .init_IRQ = mpc85xx_rdb_pic_init, > > #ifdef CONFIG_PCI > > .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > .pcibios_fixup_phb = fsl_pcibios_fixup_phb, > > @@ -214,11 +257,11 @@ define_machine(mpc8572_ds) { > > .progress = udbg_progress, > > }; > > > > -define_machine(p2020_ds) { > > - .name = "P2020 DS", > > - .probe = p2020_ds_probe, > > - .setup_arch = mpc85xx_ds_setup_arch, > > - .init_IRQ = mpc85xx_ds_pic_init, > > +define_machine(p2020_rdb_pc) { > > + .name = "P2020RDB-PC", > > + .probe = p2020_rdb_pc_probe, > > + .setup_arch = mpc85xx_rdb_setup_arch, > > + .init_IRQ = mpc85xx_rdb_pic_init, > > #ifdef CONFIG_PCI > > .pcibios_fixup_bus = fsl_pcibios_fixup_bus, > > .pcibios_fixup_phb = fsl_pcibios_fixup_phb, > > @@ -227,3 +270,4 @@ define_machine(p2020_ds) { > > .calibrate_decr = generic_calibrate_decr, > > .progress = udbg_progress, > > }; > > +#endif /* CONFIG_MPC85xx_RDB */