Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp968228rwb; Tue, 27 Sep 2022 06:55:31 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6bPbR11hr9iUiDhbBxYx6yrejqCHLO8CZvxvzlZubKh8pb5qYoDr1+To1zyOksxDdalsbv X-Received: by 2002:a63:da02:0:b0:439:cc64:27fd with SMTP id c2-20020a63da02000000b00439cc6427fdmr25212733pgh.313.1664286931406; Tue, 27 Sep 2022 06:55:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664286931; cv=none; d=google.com; s=arc-20160816; b=JERxc+pOrimrOTWK408FaO8amzmrZytw79Y5pYnO6Of0GJskCH5zaKycELrL7SQsBw 1UKCAjueNpPbSIR1h4MdB2SAyPHkpbzxX+2Jp9KnX//fTHbq9SAmUORv6IzZLO3uL7Wm 6i/4kZkkYV0N5t5y6GwkRp0PcLfO/0ikASO/ByppflMC7HwfxPzJjvJTM1k39Flafzon In8cQDUo6Rs0M51VaI0vFwUWNW1BNCFjbnwK2yZgwbDJzbBaasVwYA86oSLNdrYXbpt3 EMj2Jq1ISILDUxIFWqF3hs/jmjBu9HmQ2htnwcvccuv662oTNjrhKEcrGHakgsyCdnKb vimA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=ZXyKknIwKz2vAo/XsC7Y4HwsgpGxORq6EGGDHtkzdSg=; b=QutwRpA8QWeiz5N+LGvwLd7Yh8OMYiVs4XwoB8c0LidpEfmqip4OHzrzHmV5K8vi7k 7sNKAmBpg961I99vZO3jKqz4O2W2sIPRJHe4Wb7BwVeW9weKp8Tpj8KJZzq4r6Js3baE Vd2BD5S5OLLqvz61KljAWTRXfQj0fWYE17IH/ZobHSxrmhcp81/4GxDcx80ktW0FsiI2 mamAAal7HmvcigS/KNZlG2s1lhbpQfpvCxUc653NPpyBOwLZ8EFlHfzUY6tt+FOQ5xm9 dVUyR9BmAqVTswTmwQe3eCa6SOlS0UYtEMvl7+yNzh65s3iQD3agWs6i3dEU2N/QukF4 yhTg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ElT1ECIl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b1-20020a056a00114100b00542258e82a0si2344048pfm.68.2022.09.27.06.55.19; Tue, 27 Sep 2022 06:55:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ElT1ECIl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231428AbiI0NcF (ORCPT + 99 others); Tue, 27 Sep 2022 09:32:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48238 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232837AbiI0Nbe (ORCPT ); Tue, 27 Sep 2022 09:31:34 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C4B2338687; Tue, 27 Sep 2022 06:28:18 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 7D0A6B81BBD; Tue, 27 Sep 2022 13:28:17 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1F0ADC433D7; Tue, 27 Sep 2022 13:28:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1664285296; bh=L5XWbAoVUICGVz9qUaMDvnJiWWRc6SqEtKyCMV3wxSk=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=ElT1ECIlrJNtzE4yL/NfhN7NwMcGi6/bFDtdxn1RUPRm2VQYPeskI1TRnv3aNEdTh Bn38zFcm8pijFMS7yNdXnZmFrbZdr/z6QAM+XHLhDaiiYqr1NCoSeu4ojwMmYyXcQL shVGMT+/yNa7ekN94wtLiheTgZWMQm0lGnZhKoNwKE/gHGxajZcVBzpEOfYgBWr4lL /y7AJ0WLjD2SMX/w6oz/zQtuyiIIr7TpUucsUEXSOIcH3xtxgZSW55+ycu2ERR0tFc 11neib8lKkCCxW2CEzUwlgtXBIVI6tgDlT4mC+2arSsFkO5evuaraPBjqlB5F/bk4T cLB3uo6Jbd9zg== Date: Tue, 27 Sep 2022 15:28:09 +0200 From: Lorenzo Pieralisi To: Johan Hovold Cc: Bjorn Helgaas , Stanimir Varbanov , Rob Herring , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Andy Gross , Bjorn Andersson , Konrad Dybcio , Manivannan Sadhasivam , Dmitry Baryshkov , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: Re: [PATCH v2] PCI: qcom: Add support for modular builds Message-ID: References: <20220721064720.10762-1-johan+linaro@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-7.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Sep 20, 2022 at 10:47:56AM +0200, Johan Hovold wrote: > Hi Lorenzo, > > On Thu, Jul 21, 2022 at 08:47:20AM +0200, Johan Hovold wrote: > > Allow the Qualcomm PCIe controller driver to be built as a module, which > > is useful for multi-platform kernels as well as during development. > > > > Reviewed-by: Rob Herring > > Reviewed-by: Manivannan Sadhasivam > > Signed-off-by: Johan Hovold > > --- > > > > Changes in v2 > > - rebase on next-20220720 (adjust context) > > - add Rob and Mani's reviewed-by tags > > Have you had a change to look at this one since you got back from > vacation? > > I believe this should be uncontroversial as we already have other > modular dwc drivers and there's no mapping of legacy INTx interrupts > involved. Sincere apologies for the delay. I am afraid it does look controversial - I need some time to go through the full discussion and make up my mind, unfortunately we are late in the cycle and I am dealing with the patch backlog, I believe this may end up being a discussion targeting the v6.2 merge window I am afraid. Lorenzo > > drivers/pci/controller/dwc/Kconfig | 2 +- > > drivers/pci/controller/dwc/pcie-qcom.c | 36 +++++++++++++++++++++++--- > > 2 files changed, 34 insertions(+), 4 deletions(-) > > > > diff --git a/drivers/pci/controller/dwc/Kconfig b/drivers/pci/controller/dwc/Kconfig > > index 62ce3abf0f19..230f56d1a268 100644 > > --- a/drivers/pci/controller/dwc/Kconfig > > +++ b/drivers/pci/controller/dwc/Kconfig > > @@ -168,7 +168,7 @@ config PCI_HISI > > Hip05 and Hip06 SoCs > > > > config PCIE_QCOM > > - bool "Qualcomm PCIe controller" > > + tristate "Qualcomm PCIe controller" > > depends on OF && (ARCH_QCOM || COMPILE_TEST) > > depends on PCI_MSI_IRQ_DOMAIN > > select PCIE_DW_HOST > > diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c > > index 5ed164c2afa3..d176c635016b 100644 > > --- a/drivers/pci/controller/dwc/pcie-qcom.c > > +++ b/drivers/pci/controller/dwc/pcie-qcom.c > > @@ -16,7 +16,7 @@ > > #include > > #include > > #include > > -#include > > +#include > > #include > > #include > > #include > > @@ -1518,6 +1518,15 @@ static int qcom_pcie_host_init(struct dw_pcie_rp *pp) > > return ret; > > } > > > > +static void qcom_pcie_host_deinit(struct qcom_pcie *pcie) > > +{ > > + qcom_ep_reset_assert(pcie); > > + if (pcie->cfg->ops->post_deinit) > > + pcie->cfg->ops->post_deinit(pcie); > > + phy_power_off(pcie->phy); > > + pcie->cfg->ops->deinit(pcie); > > +} > > + > > static const struct dw_pcie_host_ops qcom_pcie_dw_ops = { > > .host_init = qcom_pcie_host_init, > > }; > > @@ -1752,6 +1761,22 @@ static int qcom_pcie_probe(struct platform_device *pdev) > > return ret; > > } > > > > +static int qcom_pcie_remove(struct platform_device *pdev) > > +{ > > + struct qcom_pcie *pcie = platform_get_drvdata(pdev); > > + struct device *dev = &pdev->dev; > > + > > + dw_pcie_host_deinit(&pcie->pci->pp); > > + qcom_pcie_host_deinit(pcie); > > + > > + phy_exit(pcie->phy); > > + > > + pm_runtime_put_sync(dev); > > + pm_runtime_disable(dev); > > + > > + return 0; > > +} > > + > > static const struct of_device_id qcom_pcie_match[] = { > > { .compatible = "qcom,pcie-apq8084", .data = &apq8084_cfg }, > > { .compatible = "qcom,pcie-ipq8064", .data = &ipq8064_cfg }, > > @@ -1771,6 +1796,7 @@ static const struct of_device_id qcom_pcie_match[] = { > > { .compatible = "qcom,pcie-ipq6018", .data = &ipq6018_cfg }, > > { } > > }; > > +MODULE_DEVICE_TABLE(of, qcom_pcie_match); > > > > static void qcom_fixup_class(struct pci_dev *dev) > > { > > @@ -1786,10 +1812,14 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x1001, qcom_fixup_class); > > > > static struct platform_driver qcom_pcie_driver = { > > .probe = qcom_pcie_probe, > > + .remove = qcom_pcie_remove, > > .driver = { > > .name = "qcom-pcie", > > - .suppress_bind_attrs = true, > > .of_match_table = qcom_pcie_match, > > }, > > }; > > -builtin_platform_driver(qcom_pcie_driver); > > +module_platform_driver(qcom_pcie_driver); > > + > > +MODULE_AUTHOR("Stanimir Varbanov "); > > +MODULE_DESCRIPTION("Qualcomm PCIe root complex driver"); > > +MODULE_LICENSE("GPL"); > > Johan