Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Vladimir Oltean <vladimir.oltean@nxp.com>
To:     netdev@vger.kernel.org
Cc:     "David S. Miller" <davem@davemloft.net>,
        Eric Dumazet <edumazet@google.com>,
        Jakub Kicinski <kuba@kernel.org>,
        Paolo Abeni <pabeni@redhat.com>,
        Xiaoliang Yang <xiaoliang.yang_1@nxp.com>,
        Rui Sousa <rui.sousa@nxp.com>,
        Claudiu Manoil <claudiu.manoil@nxp.com>,
        Alexandre Belloni <alexandre.belloni@bootlin.com>,
        UNGLinuxDriver@microchip.com,
        Horatiu Vultur <horatiu.vultur@microchip.com>,
        Andrew Lunn <andrew@lunn.ch>,
        Vivien Didelot <vivien.didelot@gmail.com>,
        Florian Fainelli <f.fainelli@gmail.com>,
        Michael Walle <michael@walle.cc>,
        Vinicius Costa Gomes <vinicius.gomes@intel.com>,
        Maxim Kochetkov <fido_max@inbox.ru>,
        Colin Foster <colin.foster@in-advantage.com>,
        Richie Pearn <richard.pearn@nxp.com>,
        Kurt Kanzenbach <kurt@linutronix.de>,
        Vladimir Oltean <olteanv@gmail.com>,
        Jamal Hadi Salim <jhs@mojatatu.com>,
        Cong Wang <xiyou.wangcong@gmail.com>,
        Jiri Pirko <jiri@resnulli.us>, linux-kernel@vger.kernel.org
Subject: [PATCH v4 net-next 7/8] net: enetc: use common naming scheme for PTGCR and PTGCAPR registers
Date:   Wed, 28 Sep 2022 12:52:03 +0300
Message-Id: <20220928095204.2093716-8-vladimir.oltean@nxp.com>
In-Reply-To: <20220928095204.2093716-1-vladimir.oltean@nxp.com>
References: <20220928095204.2093716-1-vladimir.oltean@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?ForDRiZYNtKvFEAxXiCVzKgGMGyPov1yjlRh6Yfx905gOIoa4zDeWteuhd6f?=
 =?us-ascii?Q?+Aa8CynypR0AU2aqaw6mGu2FL1kqYo8Kf21hgcZJL4pJsNaq4AzxztNl20L5?=
 =?us-ascii?Q?ErBlLHWfl1Rl+kuFxwq+NHFcrsza7H3G7MoHnTN8mB0S5WFnZhlDDYjA2boM?=
 =?us-ascii?Q?Ks5y8w4poNTjOGUUg/CBCDmv8NK2zYX7epHIvs+ZmFj6w8E4YPJYAK1YuCmy?=
 =?us-ascii?Q?gw13Xu9qElYJKR8pMmY0qWvpz0RnlcBO4GvIDiZcSZssZWIMGw8VBm3+l9JV?=
 =?us-ascii?Q?KwYsS0qskfWR0t0Ujj4lUBMcAWioxgfRc2qZffOjlgAwFpzKd+z+UN88A6ht?=
 =?us-ascii?Q?GElxtbgcA2X6lTS3YAcLeAV75JbhzU6ArAinlaHtozUT11I3AMDmFZVircur?=
 =?us-ascii?Q?8VYwRxMAzp7Jp4bre/8SUcL9V6BJsUouVWTVa42kKGuHMqXrdiu7F3KnS0gL?=
 =?us-ascii?Q?hy6Y9g3NTkAyXvwzqo7eh78TO1jf9ejbO3HXDu8J5sLoDgR1vqm2PNa7p/5/?=
 =?us-ascii?Q?JFwRd8RhLRPcSeyvT8wiNjnvgLewLNZfY28iNEEyscmA2X3Nih8f04SuxmQC?=
 =?us-ascii?Q?FPNBpBpzypKhwZq2mV3hij0Lu3YQLsW2uGG22EQICjK58IU3jdamjAoOr3Oq?=
 =?us-ascii?Q?bv+rZEtslU3w1b7fd8J+Jau0n/MYY66bP6WGUrZUmtBaOhO1k6d2bRzeTfS0?=
 =?us-ascii?Q?fphn9UFk3CSRn5cvp0DFEk8cg87tX29UvZyZiMGqa1jzqdVnu+4jMM1VPHmV?=
 =?us-ascii?Q?+f9v8baBYB0oM3Ei1x+ZqQ2C/tl+Hec5xkOFCuLfFFuu478dlWFa43Ja1eWg?=
 =?us-ascii?Q?vcT1NGck9fRJ25KmRDnD9kjuxiArGQtlVGi3afudTbvVRRDgS0Y/K+0BoU4K?=
 =?us-ascii?Q?QTFxYY/uo/Zal5S36O5IL824mgQIqyEMnX0l2NCTsYKgCWNPncVrPc6cbPNs?=
 =?us-ascii?Q?Xj/RqtMB/Ixqv8QsZU+eh7eDykthudWK1q+Geb6ylGc0HLylUvG0QLoZlhv8?=
 =?us-ascii?Q?UY4undII8JmKJUI3vE0pG7wToKLSLUC/frruqWCDYMun6qWwOdtQvyNCM779?=
 =?us-ascii?Q?520c44daFGxzliMLw807y3zsKP4CEC3+Pj6/P1+tQ5/aS85PABdFFBa9alIY?=
 =?us-ascii?Q?rK8RKY8iO4+UcFrIhjJYjnLdn/EBujNWEE6NRDh/nBNZrutFohYBPFdfkPn+?=
 =?us-ascii?Q?RvfwNwM77EkfdAUZB9nR4Iyh0cc3hhASjlILe2XNOU6BFxhSCzWY+oM4hv/c?=
 =?us-ascii?Q?fcBBYL5xm8sl4oOh46jj5PKXVVePgLbC3XbRL/sXfl5R9BXQrRyHByiLMSx1?=
 =?us-ascii?Q?j1JtZDBtfYL89xhOt8EkPl1Utn7DV1WJgZzes1sdnVsUrmwvwUL2T9kv6GZ0?=
 =?us-ascii?Q?WcoanQ8LR+AagHVJzU6j2N19BnR7VQ6+Q6S5AR61hh9KhDdamtupDILs++DT?=
 =?us-ascii?Q?8f/SI9QKwaXHMQP0L40b0fkHBPe/euIhvs9fK6FxrMn/c9npRe9tog51ye2g?=
 =?us-ascii?Q?lqu1M9cAnQvHd8hlBJY4s3XTG8Y8NENg3MldYdVfx2P55sXu+YtWYma6RSdJ?=
 =?us-ascii?Q?3rTrGxJV3CmZtpbbOTbOUzFU6zsYobGpMf0WaK1pG3uH+w53vcJPU92icFVP?=
 =?us-ascii?Q?aw=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 068d518b-c830-469f-0ec0-08daa137277d
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB5136.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Sep 2022 09:52:28.6314
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: mwE3FGVXZW1eV15SP2ogYL0Lrq4uJH9vvGDvFIN+nX048lcu8JSOysfnmrsB861HD5i4a63UnD9U0ifcXl1j1Q==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7752
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The Port Time Gating Control Register (PTGCR) and Port Time Gating
Capability Register (PTGCAPR) have definitions in the driver which
aren't in line with the other registers. Rename these.

Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com>
---
v1->v2:
- patch is new (actually taken from the separate preliminary series at
  https://patchwork.kernel.org/project/netdevbpf/patch/20220921144349.1529150-2-vladimir.oltean@nxp.com/)
v2->v4:
- none

 drivers/net/ethernet/freescale/enetc/enetc_hw.h  | 10 +++++-----
 drivers/net/ethernet/freescale/enetc/enetc_qos.c | 13 ++++++-------
 2 files changed, 11 insertions(+), 12 deletions(-)

diff --git a/drivers/net/ethernet/freescale/enetc/enetc_hw.h b/drivers/net/ethernet/freescale/enetc/enetc_hw.h
index 0b85e37a00eb..18ca1f42b1f7 100644
--- a/drivers/net/ethernet/freescale/enetc/enetc_hw.h
+++ b/drivers/net/ethernet/freescale/enetc/enetc_hw.h
@@ -945,13 +945,13 @@ static inline u32 enetc_usecs_to_cycles(u32 usecs)
 }
 
 /* port time gating control register */
-#define ENETC_QBV_PTGCR_OFFSET		0x11a00
-#define ENETC_QBV_TGE			BIT(31)
-#define ENETC_QBV_TGPE			BIT(30)
+#define ENETC_PTGCR			0x11a00
+#define ENETC_PTGCR_TGE			BIT(31)
+#define ENETC_PTGCR_TGPE		BIT(30)
 
 /* Port time gating capability register */
-#define ENETC_QBV_PTGCAPR_OFFSET	0x11a08
-#define ENETC_QBV_MAX_GCL_LEN_MASK	GENMASK(15, 0)
+#define ENETC_PTGCAPR			0x11a08
+#define ENETC_PTGCAPR_MAX_GCL_LEN_MASK	GENMASK(15, 0)
 
 /* Port time specific departure */
 #define ENETC_PTCTSDR(n)	(0x1210 + 4 * (n))
diff --git a/drivers/net/ethernet/freescale/enetc/enetc_qos.c b/drivers/net/ethernet/freescale/enetc/enetc_qos.c
index 2e783ef73690..ee28cb62afe8 100644
--- a/drivers/net/ethernet/freescale/enetc/enetc_qos.c
+++ b/drivers/net/ethernet/freescale/enetc/enetc_qos.c
@@ -11,8 +11,7 @@
 
 static u16 enetc_get_max_gcl_len(struct enetc_hw *hw)
 {
-	return enetc_rd(hw, ENETC_QBV_PTGCAPR_OFFSET)
-		& ENETC_QBV_MAX_GCL_LEN_MASK;
+	return enetc_rd(hw, ENETC_PTGCAPR) & ENETC_PTGCAPR_MAX_GCL_LEN_MASK;
 }
 
 void enetc_sched_speed_set(struct enetc_ndev_priv *priv, int speed)
@@ -65,9 +64,9 @@ static int enetc_setup_taprio(struct net_device *ndev,
 		return -EINVAL;
 	gcl_len = admin_conf->num_entries;
 
-	tge = enetc_rd(hw, ENETC_QBV_PTGCR_OFFSET);
+	tge = enetc_rd(hw, ENETC_PTGCR);
 	if (!admin_conf->enable) {
-		enetc_wr(hw, ENETC_QBV_PTGCR_OFFSET, tge & ~ENETC_QBV_TGE);
+		enetc_wr(hw, ENETC_PTGCR, tge & ~ENETC_PTGCR_TGE);
 
 		priv->active_offloads &= ~ENETC_F_QBV;
 
@@ -115,11 +114,11 @@ static int enetc_setup_taprio(struct net_device *ndev,
 	cbd.cls = BDCR_CMD_PORT_GCL;
 	cbd.status_flags = 0;
 
-	enetc_wr(hw, ENETC_QBV_PTGCR_OFFSET, tge | ENETC_QBV_TGE);
+	enetc_wr(hw, ENETC_PTGCR, tge | ENETC_PTGCR_TGE);
 
 	err = enetc_send_cmd(priv->si, &cbd);
 	if (err)
-		enetc_wr(hw, ENETC_QBV_PTGCR_OFFSET, tge & ~ENETC_QBV_TGE);
+		enetc_wr(hw, ENETC_PTGCR, tge & ~ENETC_PTGCR_TGE);
 
 	enetc_cbd_free_data_mem(priv->si, data_size, tmp, &dma);
 
@@ -299,7 +298,7 @@ int enetc_setup_tc_txtime(struct net_device *ndev, void *type_data)
 		return -EINVAL;
 
 	/* TSD and Qbv are mutually exclusive in hardware */
-	if (enetc_rd(hw, ENETC_QBV_PTGCR_OFFSET) & ENETC_QBV_TGE)
+	if (enetc_rd(hw, ENETC_PTGCR) & ENETC_PTGCR_TGE)
 		return -EBUSY;
 
 	priv->tx_ring[tc]->tsd_enable = qopt->enable;
-- 
2.34.1