Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp365859rwb; Sat, 1 Oct 2022 00:45:28 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7DXSJBXg+P+oo7KnO4DA/MRDo6JN0w/i4hW0X1csHI1+PQCLLR6mWfBbUIhKpFL8ddalZA X-Received: by 2002:a05:6402:e9b:b0:454:351c:c222 with SMTP id h27-20020a0564020e9b00b00454351cc222mr10738244eda.216.1664610327748; Sat, 01 Oct 2022 00:45:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664610327; cv=none; d=google.com; s=arc-20160816; b=imL8IA9dwi9T9bTGa31EDMGl48DmYUdZCA325z/GFpOBp6i0eWeEi1jKJAmJtllP0K VYKqYyT2zd2k75ylZ3/RUjTh7cNgVuJQxridZLN40hR7UMjsuvkZxKrXmuWW2UbPRGtB P3ynY/PHG5QvXQF3bRbLppB2gQB7WU47GPc4xcT0QILfZ3Ih3NesOjvDi8NPQy4BSJJr t41mryOpAp+rp5HP8sSDsQ6blqx+a9CxI7/nyplCwetoEhEp3PT0tXivamQkvO4Fb0jB 9TPIZr0ztE53N2zlAA84uxAnlduhMYHNZIkt+qvI00+gsOo3YFmHwSzRrCxZ4njevEZf dC9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=0/eJ7QJkXI7y12UmqcvdF6FlJTCqXn+IS4AWsPp/waI=; b=PkNPVACc063TA1uCDEpROjU+lbkgpW+7Alt+Rgfy3zcip6ZnMLX8a2WOISPuh6MC00 eQdC8qCQ6swzmlgpGSmO4Q7gqHPJr4lf6mqwGORXqO22vq0WSRyKt449z+SAHvXufSWL 4hkeYIsgtHOScSw+yF1aWu8rPV53qsfMBIV2SynCBA3tCodOjKSY2Rs3TEcR4ulIHbjQ RKi7egzl6VLu4ZLM637YdzehBuIBg+J9VGT2rImXH4E/pZDWNpVIj/df22E/52XKINqF ytVbJOZiNKZ+yWQRg3sm/wzIONyaxbuptS/3VPDb+yhurToeE7J51/Fownu4kZxcAAUj 7+9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kH06CULs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m10-20020a50cc0a000000b00452acd393c5si3293625edi.293.2022.10.01.00.44.56; Sat, 01 Oct 2022 00:45:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kH06CULs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229459AbiJAHbE (ORCPT + 99 others); Sat, 1 Oct 2022 03:31:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51674 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229451AbiJAHbB (ORCPT ); Sat, 1 Oct 2022 03:31:01 -0400 Received: from mail-yw1-x112c.google.com (mail-yw1-x112c.google.com [IPv6:2607:f8b0:4864:20::112c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1CCA5F162A for ; Sat, 1 Oct 2022 00:31:00 -0700 (PDT) Received: by mail-yw1-x112c.google.com with SMTP id 00721157ae682-356abb37122so30806567b3.6 for ; Sat, 01 Oct 2022 00:31:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date; bh=0/eJ7QJkXI7y12UmqcvdF6FlJTCqXn+IS4AWsPp/waI=; b=kH06CULsYz2RlWbPTqXqIOCM1NrkJU/6zqM0znGrAOdrJKya9v5fDD9EwVtINgUl47 T12WoOX2Y3h4qZyeXf5cyvqxaMyXy5guBf4QPHr8qtatULu/Pq+chyGxJn8s2NMxQRIs fayK4Yqb7ptANPp0UxcZjotaKFsgllpp62s6dHsoNkPdaInqeDAS6IbSCiAYg6naQuxl pnZLiUyzS5hB6FFRTEY1xnziDLSLBaJSWvrqJ+IoFu30W516ZgoojsgyGD0jBjqskF5r Ld2vaI0QbEAjtJ96c/sIiTliCXfwYNhzJLZeStjPIYBuGPHqmJdQzAzrWtGV5K2B8d8p jyOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date; bh=0/eJ7QJkXI7y12UmqcvdF6FlJTCqXn+IS4AWsPp/waI=; b=tmIkf69XSthrDilfG6JafC4wQu1VtVCPBR//GyZy8GMMdN1bl/uHITDffSsYvnfCOo pV50eTVGdufJefwijUt2IMZ3JF/vysRwzmq/gFH5icV299hd2XHpTIyYciIEEnTGwWUB wp0wouIty5LNpgCxfJo5vmw+wTgzt1OuUOTYC1naX7UKSD3yiMFuovBQhPIi+0KQNIjH y/ap4kdWkTmZb3ZPV3LVjOfv0Bp7WKwcZHdtMM3CK7TZ2j57NiSo6fxKUEwYRlH0ZTHu nVPBVSLjPlLykGoxB15bhWmzcwGeP1K773oOu45JPcagnEJq2qwPZeXnRk0PaPXxak/v QFFw== X-Gm-Message-State: ACrzQf2KeHe4b3UvU7k95+FRQLmLwiJjze8m3wiaOLfTDuuPq1Jjff/h GBioGGRO6jY/mxIW5ndYf25DiQ4in3cHBcCpR5JY+w== X-Received: by 2002:a81:1e0d:0:b0:33b:fb67:9895 with SMTP id e13-20020a811e0d000000b0033bfb679895mr11490186ywe.188.1664609459329; Sat, 01 Oct 2022 00:30:59 -0700 (PDT) MIME-Version: 1.0 References: <20221001030656.29365-1-quic_molvera@quicinc.com> <20221001030656.29365-18-quic_molvera@quicinc.com> In-Reply-To: <20221001030656.29365-18-quic_molvera@quicinc.com> From: Dmitry Baryshkov Date: Sat, 1 Oct 2022 10:30:48 +0300 Message-ID: Subject: Re: [PATCH 17/19] arm64: dts: qcom: qdru1000: Add I2C nodes for QUP To: Melody Olvera Cc: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, 1 Oct 2022 at 06:09, Melody Olvera wrote: > > Add I2C nodes to the QUP along with pinconf for these nodes. > > Signed-off-by: Melody Olvera > --- > arch/arm64/boot/dts/qcom/qdru1000.dtsi | 365 +++++++++++++++++++++++++ > 1 file changed, 365 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/qdru1000.dtsi b/arch/arm64/boot/dts/qcom/qdru1000.dtsi > index c105bc15995b..40d7cc4c1f3d 100644 > --- a/arch/arm64/boot/dts/qcom/qdru1000.dtsi > +++ b/arch/arm64/boot/dts/qcom/qdru1000.dtsi > @@ -302,6 +302,132 @@ uart7: serial@99c000 { > #size-cells = <0>; > status = "disabled"; > }; > + > + i2c1: i2c@984000 { Sort according to the address. > + compatible = "qcom,geni-i2c"; > + reg = <0x0 0x984000 0x0 0x4000>; > + clock-names = "se"; > + clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; > + interrupts = ; > + interconnect-names = "qup-core", "qup-config", "qup-memory"; > + interconnects = > + <&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>, > + <&gem_noc MASTER_APPSS_PROC 0 &system_noc SLAVE_QUP_0 0>, > + <&system_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; > + pinctrl-names = "default"; > + pinctrl-0 = <&qup_i2c1_data_clk>; > + dmas = <&gpi_dma0 0 1 3 64 0>, > + <&gpi_dma0 1 1 3 64 0>; > + dma-names = "tx", "rx"; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "disabled"; > + }; > + > @@ -381,6 +654,98 @@ rx { > bias-disable; > }; > }; > + > + qup_i2c1_data_clk: qup-i2c1-data-clk { > + pins = "gpio10", "gpio11"; > + function = "qup0_se1_l0"; > + drive-strength = <2>; > + bias-pull-up; No 'drive-strength' and 'bias-pull-up' here please. > + }; > + > + qup_i2c2_data_clk: qup-i2c2-data-clk { > + pins = "gpio12", "gpio13"; > + function = "qup0_se2_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c3_data_clk: qup-i2c3-data-clk { > + pins = "gpio14", "gpio15"; > + function = "qup0_se3_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c4_data_clk: qup-i2c4-data-clk { > + pins = "gpio16", "gpio17"; > + function = "qup0_se4_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c5_data_clk: qup-i2c5-data-clk { > + pins = "gpio130", "gpio131"; > + function = "qup0_se5_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c6_data_clk: qup-i2c6-data-clk { > + pins = "gpio132", "gpio133"; > + function = "qup0_se6_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c9_data_clk: qup-i2c9-data-clk { > + pins = "gpio22", "gpio23"; > + function = "qup1_se1_l0"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + qup_i2c10_data_clk: qup-i2c10-data-clk { > + pins = "gpio24", "gpio25"; > + function = "qup1_se2_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > + qup_i2c11_data_clk: qup-i2c11-data-clk { > + pins = "gpio26", "gpio27"; > + function = "qup1_se3_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > + qup_i2c12_data_clk: qup-i2c12-data-clk { > + pins = "gpio28", "gpio29"; > + function = "qup1_se4_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > + qup_i2c13_data_clk: qup-i2c13-data-clk { > + pins = "gpio30", "gpio31"; > + function = "qup1_se5_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > + qup_i2c14_data_clk: qup-i2c14-data-clk { > + pins = "gpio34", "gpio35"; > + function = "qup1_se6_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > + qup_i2c15_data_clk: qup-i2c15-data-clk { > + pins = "gpio40", "gpio41"; > + function = "qup1_se7_l0"; > + drive-strength = <2>; > + bias-pulll-up; > + }; > + > }; > > pdc: interrupt-controller@b220000 { > -- > 2.37.3 > -- With best wishes Dmitry