Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp1401916rwb; Sat, 1 Oct 2022 23:48:16 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6FBmmiuSNWE5+2ohC8sIUhLb9M+sqKD9DrYu+AruakUiQDTTz9pmyvR0d4Cr8LX20boi7S X-Received: by 2002:a05:6402:26cf:b0:451:70af:ecc5 with SMTP id x15-20020a05640226cf00b0045170afecc5mr13881775edd.287.1664693295875; Sat, 01 Oct 2022 23:48:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664693295; cv=none; d=google.com; s=arc-20160816; b=ZLBMc0LvocHKfllpssXinOq98hSQesQq3NsaOtgctKcofydaxo2iWUrEDJY73WZ1ku 5KpToLZc1dUf+kE70cMhWl0VurPJ7rybWomeeT+jBZfwK9sAtIp8OLIIXSoIfs6PsiK6 IF8x0yzr/j/80U7E8R/whU3fCLbsY3yf7WgfYpU3DLrhM6I653appjyskcy+CdDvobHy 2Qq2FERlSZA4UmkNvPdZepr4DOlItLtCfXGvaEiYnnl9UqZdWQ3r2yC4Xw9277vawlXt vPVgRgI9N3OPay/nvCsG6S25P0RwmlW9KUreStYS+O14slRyIiucTYSjWsfHQRCAegy8 xPNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=8DoxyrrNurSSCa9HyAR/BM9iY3WZi9m5+lPpxJ0Uuwo=; b=lLpyR2Lgpnjt/XA5ChQwSwD+8fP7LQ75jeiMEFhJtofUIajrfN1Z83slS7RCPnFwbN G8EeLE83ZrP00oCVYJuXwR6Ji9o1LmtdCfvq0zJRu381TsLNtKk8JNA2UFHxfSJNHcQN QgOO99xwqO2XI2KIznMK1zs9Epz6gzhZDXVNyGdxcDYrrldO7O2epN9FaIK9Rq2Fa3FP ORx6xtfJjNO+rgzpYM1/+68IpdG8KttH7F4qyVoIdJCEguIn1A2KvsCWoQ9HomMkIxnQ cLXFylhhfIBRsIclN/6tMw9CZyizToMooM22srrmQPZFO75qoYa6G8hMcA+8B8C8gq7+ zV1w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PODqI7Et; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ho40-20020a1709070ea800b007309eb6dcbfsi6039367ejc.372.2022.10.01.23.47.30; Sat, 01 Oct 2022 23:48:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PODqI7Et; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229458AbiJBGpw (ORCPT + 99 others); Sun, 2 Oct 2022 02:45:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39246 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229449AbiJBGps (ORCPT ); Sun, 2 Oct 2022 02:45:48 -0400 Received: from mail-ej1-x62d.google.com (mail-ej1-x62d.google.com [IPv6:2a00:1450:4864:20::62d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BE3C92D1D3 for ; Sat, 1 Oct 2022 23:45:44 -0700 (PDT) Received: by mail-ej1-x62d.google.com with SMTP id lh5so16498124ejb.10 for ; Sat, 01 Oct 2022 23:45:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date; bh=8DoxyrrNurSSCa9HyAR/BM9iY3WZi9m5+lPpxJ0Uuwo=; b=PODqI7EtFcGiZpzJBCGkv4ktWLDnRU9EOapB6eH3P9+9XM5qNC7Gyoku5e5dYaCD2k 5lPV1udTtxuYEW3Ye2pn7Gs3ljboJN3ezbSriC7kNh3YWMNL5jZZ+UhsX97qVqmjXXhk SCvB0/xkHPFxkHg+UK1Icwm5mHCknJ219+W+A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date; bh=8DoxyrrNurSSCa9HyAR/BM9iY3WZi9m5+lPpxJ0Uuwo=; b=iiY8bUm0eBhhOFAT6MSymqstO8Ia4c7diagjbTby+NxYUjTZ57R2MymRLUSnRLRET5 PXeZbR/qBGtM3JYfsp+lhborHIxrKlaxdLBaPg5TLRCEx9qae1X2o5ivDmgdBXMji+7w L/kFRuvvp6G1gU0uJuN1luyIqnr0aUbYey5YVI90ZLqT8UpyJZKuNf+zb9D7JkzGH6bk ONNUOqOpCk/nVSePwt/EZNIGsrG45zOFZCTKlwiOBFj9DGJf6IG90f2P0LIbQ3XCT3I6 921oNmWkl9KCwrx+dWoIZkgx+ZCOPrkA+ERpZKkTAf8DAB4Q9zzMPiL/iufA5LWTo/c4 LwVQ== X-Gm-Message-State: ACrzQf2N+xEWauDZyabY4DzxdSKKlpJfvAffm7B1a+gN9D74i1Woi613 GxkJ894gLZDp8hn69jUHiKNNkg== X-Received: by 2002:a17:906:5d16:b0:783:78d5:e47a with SMTP id g22-20020a1709065d1600b0078378d5e47amr11572855ejt.453.1664693143152; Sat, 01 Oct 2022 23:45:43 -0700 (PDT) Received: from panicking.. ([109.52.206.103]) by smtp.gmail.com with ESMTPSA id 26-20020a170906329a00b0077f5e96129fsm3569894ejw.158.2022.10.01.23.45.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 01 Oct 2022 23:45:42 -0700 (PDT) From: Michael Trimarchi To: Sandy Huang , =?UTF-8?q?Heiko=20St=C3=BCbner?= , David Airlie , Daniel Vetter Cc: Kishon Vijay Abraham I , Vinod Koul , dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-amarula@amarulasolutions.com Subject: [RFC PATCH 0/4] Add RGB ttl connection on rockchip phy Date: Sun, 2 Oct 2022 08:45:36 +0200 Message-Id: <20221002064540.2500257-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The rockchip phy can be convigured in ttl mode. The phy is shared between lvds, dsi, ttl. The configuration that now I'm able to support has the display output on some set of pins on standard vop output and a set of pins using the ttl phy. The solution is not clean as I would like to have because some register that are used to enable the TTL, are in the same register area of the dsi controller. In order to test I must add the following dsi_dphy: phy@ff2e0000 { reg = <0x0 0xff2e0000 0x0 0x10000>, <0x0 0xff450000 0x0 0x10000>; ... } The problem here is the second region I have added is the same of dsi logic. Only one register is needed by the the phy driver Michael Trimarchi (4): phy: add PHY_MODE_TTL phy: rockchip: Add inno_is_valid_phy_mode phy: rockchip: Implement TTY phy mode drm/rockchip: rgb: Add dphy connection to rgb output drivers/gpu/drm/rockchip/rockchip_rgb.c | 18 +++++ .../phy/rockchip/phy-rockchip-inno-dsidphy.c | 72 +++++++++++++++++++ include/linux/phy/phy.h | 3 +- 3 files changed, 92 insertions(+), 1 deletion(-) -- 2.34.1