Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp1757780rwb; Sun, 2 Oct 2022 07:25:09 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7mMiQeLAUCkeDUxpXSun+GnBWzMvAaFsBH2OVLoJ1WMxlxgMXzGZ6TRcvwLxc2QGb6bvps X-Received: by 2002:a63:a542:0:b0:44e:a51f:67e0 with SMTP id r2-20020a63a542000000b0044ea51f67e0mr987287pgu.364.1664720709620; Sun, 02 Oct 2022 07:25:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664720709; cv=none; d=google.com; s=arc-20160816; b=l354vI/lg1MJ9VqGiiZObP1kn3eeyWTTw4wXjBtvbsbjbTfxrDC8SqvHn924KOjKVT tmxIJq+C7NDFk9gz8ntOfuSOEc/mJdvXjeV05LrD6SE+aMgQgc3eZ++nh2Te+J2f6ZjT xFpfp3JTry3+qDf990V2mBhY6aQ4cFPhxhOknI9kPpGQmUyk5IZ6rs4EmmGXFt9j8F5G z6EAm3/pAJM9MwzGI5P8ljRsO8Z7y/0bYOizgKg8muv6cAQaO7QIxZmicSUbSr1VkVVC iOUOKpFAKyhqDsuA/fD77oOUNqBpGGvDuK3W3kFh8TthsNJtxzr3DZt+pcXv72hDIs6o om8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=QBe2XJ0d6wMViYqo0k+Lh58yfZIlxSFV6yT8HirWXp8=; b=oybk7RToKIhtpJfbYPqeXYQU9tKG2XMRhZHprr4ZBtIGb8qxIjCJgn/1E4ZtajHLaG He1VMddDod+chue/uqAP1KvY/KYGa/y2qlhvhf8zUIa9r8GtZJrFPawMWEsLTeEsFbay Cj86zvRSMsksO6PMyw5D5p46HS+MaCA1QTqAhEh16Ik+lBaWDw7Sxzf1Olsev4+ONX1W zFRdSYckPqP15PjH8N/qiUCj+vE6TB86OrHN8orodkXgTlhn8ACrDqpvKHQXNRx7/F6g rcQN15/IDg3tg0XBYejab5krBYM8lALF9a0i/x+JCWGq11gKcTn9/MQqPwVuytQG90dt XaeA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 2-20020a630802000000b0044e12bf36e1si1201568pgi.557.2022.10.02.07.24.57; Sun, 02 Oct 2022 07:25:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229917AbiJBON0 (ORCPT + 99 others); Sun, 2 Oct 2022 10:13:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54586 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229772AbiJBONY (ORCPT ); Sun, 2 Oct 2022 10:13:24 -0400 Received: from maillog.nuvoton.com (maillog.nuvoton.com [202.39.227.15]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 0FDB639B85; Sun, 2 Oct 2022 07:13:20 -0700 (PDT) Received: from NTHCCAS01.nuvoton.com (NTHCCAS01.nuvoton.com [10.1.8.28]) by maillog.nuvoton.com (Postfix) with ESMTP id C12421C810E1; Sun, 2 Oct 2022 22:13:17 +0800 (CST) Received: from NTHCCAS04.nuvoton.com (10.1.8.29) by NTHCCAS01.nuvoton.com (10.1.8.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.2375.7; Sun, 2 Oct 2022 22:13:17 +0800 Received: from taln60.nuvoton.co.il (10.191.1.180) by NTHCCAS04.nuvoton.com (10.1.12.25) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Sun, 2 Oct 2022 22:13:16 +0800 Received: by taln60.nuvoton.co.il (Postfix, from userid 10070) id 0C381637C4; Sun, 2 Oct 2022 17:13:16 +0300 (IDT) From: Tomer Maimon To: , , , , , , , CC: , , , Tomer Maimon Subject: [PATCH v12 0/1] Introduce Nuvoton Arbel NPCM8XX BMC SoC Date: Sun, 2 Oct 2022 17:13:12 +0300 Message-ID: <20221002141313.179514-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.33.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=0.5 required=5.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, FORGED_GMAIL_RCVD,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,NML_ADSP_CUSTOM_MED,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset adds clock support for the Nuvoton Arbel NPCM8XX Board Management controller (BMC) SoC family. ? This patchset cover letter is based from the initial support for NPCM8xx BMC to keep tracking the version history. ? all the other initial support patches had been applied to Linux kernel 6.0. This patchset was tested on the Arbel NPCM8XX evaluation board. Addressed comments from: - Paul Menzel: https://www.spinics.net/lists/linux-clk/msg75413.html Changes since version 11: - NPCM8XX clock driver - Modify Kconfig help. - Modify loop variable to unsigned int. Changes since version 10: - NPCM8XX clock driver - Fix const warning. Changes since version 9: - NPCM8XX clock driver - Move configuration place. - Using clk_parent_data instead of parent_name - using devm_ioremap instead of ioremap. deeply sorry, I know we had a long discussion on what should the driver use, from other examples (also in other clock drivers) I see the combination of platform_get_resource and devm_ioremap are commonly used and it answer the reset and clock needs. Changes since version 8: - NPCM8XX clock driver - Move configuration place. - Add space before and aftre '{' '}'. - Handle devm_of_clk_add_hw_provider function error. Changes since version 7: - NPCM8XX clock driver - The clock and reset registers using the same memory region, due to it the clock driver should claim the ioremap directly without checking the memory region. Changes since version 6: - NPCM reset driver - Modify warning message. - dt-bindings: serial: 8250: Add npcm845 compatible string patch accepted, due to it the patch removed from the patchset. Changes since version 5: - NPCM8XX clock driver - Remove refclk if devm_of_clk_add_hw_provider function failed. - NPCM8XX clock source driver - Remove NPCM8XX TIMER_OF_DECLARE support, using the same as NPCM7XX. Changes since version 4: - NPCM8XX clock driver - Use the same quote in the dt-binding file. Changes since version 3: - NPCM8XX clock driver - Rename NPCM8xx clock dt-binding header file. - Remove unused structures. - Improve Handling the clocks registration. - NPCM reset driver - Add ref phandle to dt-binding. Changes since version 2: - Remove NPCM8xx WDT compatible patch. - Remove NPCM8xx UART compatible patch. - NPCM8XX clock driver - Add debug new line. - Add 25M fixed rate clock. - Remove unused clocks and clock name from dt-binding. - NPCM reset driver - Revert to npcm7xx dt-binding. - Skip dt binding quotes. - Adding DTS backward compatibility. - Remove NPCM8xx binding include file. - Warp commit message. - NPCM8XX device tree: - Remove unused clock nodes (used in the clock driver) - Modify gcr and rst node names. Changes since version 1: - NPCM8XX clock driver - Modify dt-binding. - Remove unsed definition and include. - Include alphabetically. - Use clock devm. - NPCM reset driver - Modify dt-binding. - Modify syscon name. - Add syscon support to NPCM7XX dts reset node. - use data structure. - NPCM8XX device tree: - Modify evb compatible name. - Add NPCM7xx compatible. - Remove disable nodes from the EVB DTS. Tomer Maimon (1): clk: npcm8xx: add clock controller drivers/clk/Kconfig | 8 + drivers/clk/Makefile | 1 + drivers/clk/clk-npcm8xx.c | 590 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 599 insertions(+) create mode 100644 drivers/clk/clk-npcm8xx.c -- 2.33.0