Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp2879660rwb; Mon, 3 Oct 2022 06:52:49 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6y9nErtwSoQeykO+NNtPZV2dyhFySCEN1m6yrtMX2QDmmsnl5DsByRLnLqRhuqHwqkC/Kf X-Received: by 2002:a63:8142:0:b0:44a:5d5b:e5b2 with SMTP id t63-20020a638142000000b0044a5d5be5b2mr8641320pgd.296.1664805169570; Mon, 03 Oct 2022 06:52:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664805169; cv=none; d=google.com; s=arc-20160816; b=Fv7NIwKUboUPav2a+1KiqE+g9SGRJPcLBRdDycj0+9s4wyuvlAWol3dALgE3h9VVL/ +1zJ2H0pHnTJXMPSgjJjB8kyhUAZH+fyQi8OwoSHSHKuLAjQY4mId1cqGuxxXNe2q8wZ YnyXHNYz82m2wQGcrEo5XCPGX+Z5n0kdohTGSahhtZ1wia97klUgI4mJ4MeWJ0udVtUb yp1XiXm3qQM71ANVVo+EeArgDUepIAhztkOt+D3IPtYvzi+BtxFOGoMfBl/rTMtkxc4o 2BLcwznhd7TRCJnsSUD1uRkQzzBcf0tmqf1lq0tk9wiFrzSKnnXQVDgvCQShv0/iYrw3 sqAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=69pK2oalIgOb7keyqvGeLbNijtTvKvx6jmQuSsVkny8=; b=IX8o5LqA3wpD3hYlLO611rUXGpGViPOT+WVG8rZriVRV2g3iK/DRKLgJE9tlSc/HuI X5drn18PUga6RaSsCDiQ9m8grl084Nq0HVOYb2YokZ7e7HMQbTKy667hoKFfCCfRuqOb SMmC5I/r1B+mWTEOCnE7rSKRcIri1Fmckh0vL7Otmm/7DCvCsy43mKwDkbp01ZrqiiyF UW82ExFuuJhwoW/rLBpoi7MhQjAPwJHKSgOLqW4idUSZlYUJEH07/mM198+Pr2AGKTby XAPCvzFQjyCcmbbbrdBzXaM+j5sqVVOrx0f41C+kKQA/ZyhNMfzEbaipP7Ohlbsk9UDh +iBQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=OOOksX1a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bd15-20020a656e0f000000b0045075b52a0fsi2354056pgb.534.2022.10.03.06.52.37; Mon, 03 Oct 2022 06:52:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=OOOksX1a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229990AbiJCNkU (ORCPT + 99 others); Mon, 3 Oct 2022 09:40:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57890 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229864AbiJCNkS (ORCPT ); Mon, 3 Oct 2022 09:40:18 -0400 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 520202936D; Mon, 3 Oct 2022 06:40:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1664804417; x=1696340417; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=+5qCpWO+BAGW3ExOyW3chioNW0LHy3lT3j4pg7MiQnQ=; b=OOOksX1axHfX1SVR+j4lORPLuVLsK7iwzxqWdv6ApHo38UIGUD5DsgI6 DS2UKQPzmtIpOjKtBynm0y8ig/SQbmU7Voq4AYonpgFjt4o5A4RWs5vgw L20DqmmJTRMDC69VHNVL1L6pp0eJUcPEqJUD7grm0rc7fKw66j/lhfBew srJqETT1T9DSAIkxJg7jpDzfzvuPpRoTDvYGg1G5eH7xnwygVFNP+bXnB LPFi11WXwovj+EFuXoG9m466JpNm5HC44ySawY09MNBqcqHgCbNksPoCS u6vUxznHfEnbBGEESA+gwkhNmRlcKyyVFvkibI/JkpMmX7J2DoEzkYkyj Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10489"; a="283003462" X-IronPort-AV: E=Sophos;i="5.93,365,1654585200"; d="scan'208";a="283003462" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Oct 2022 06:40:16 -0700 X-IronPort-AV: E=McAfee;i="6500,9779,10489"; a="952343480" X-IronPort-AV: E=Sophos;i="5.93,365,1654585200"; d="scan'208";a="952343480" Received: from bandrei-mobl.ger.corp.intel.com (HELO box.shutemov.name) ([10.252.37.219]) by fmsmga005-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Oct 2022 06:40:08 -0700 Received: by box.shutemov.name (Postfix, from userid 1000) id 7FA5C104CE4; Mon, 3 Oct 2022 16:40:06 +0300 (+03) Date: Mon, 3 Oct 2022 16:40:06 +0300 From: "Kirill A . Shutemov" To: Rick Edgecombe Cc: x86@kernel.org, "H . Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H . J . Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V . Shankar" , Weijiang Yang , joao.moreira@intel.com, John Allen , kcc@google.com, eranian@google.com, rppt@kernel.org, jamorris@linux.microsoft.com, dethoma@microsoft.com, Yu-cheng Yu Subject: Re: [PATCH v2 02/39] x86/cet/shstk: Add Kconfig option for Shadow Stack Message-ID: <20221003134006.yoye7dvywuec6bco@box.shutemov.name> References: <20220929222936.14584-1-rick.p.edgecombe@intel.com> <20220929222936.14584-3-rick.p.edgecombe@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220929222936.14584-3-rick.p.edgecombe@intel.com> X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Sep 29, 2022 at 03:28:59PM -0700, Rick Edgecombe wrote: > From: Yu-cheng Yu > > Shadow Stack provides protection against function return address > corruption. It is active when the processor supports it, the kernel has > CONFIG_X86_SHADOW_STACK enabled, and the application is built for the > feature. This is only implemented for the 64-bit kernel. When it is > enabled, legacy non-Shadow Stack applications continue to work, but without > protection. > > Signed-off-by: Yu-cheng Yu > Co-developed-by: Rick Edgecombe > Signed-off-by: Rick Edgecombe > Cc: Kees Cook > > --- > > v2: > - Remove already wrong kernel size increase info (tlgx) > - Change prompt to remove "Intel" (tglx) > - Update line about what CPUs are supported (Dave) > > Yu-cheng v25: > - Remove X86_CET and use X86_SHADOW_STACK directly. > > Yu-cheng v24: > - Update for the splitting X86_CET to X86_SHADOW_STACK and X86_IBT. > > arch/x86/Kconfig | 18 ++++++++++++++++++ > arch/x86/Kconfig.assembler | 5 +++++ > 2 files changed, 23 insertions(+) > > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig > index f9920f1341c8..b68eb75887b8 100644 > --- a/arch/x86/Kconfig > +++ b/arch/x86/Kconfig > @@ -26,6 +26,7 @@ config X86_64 > depends on 64BIT > # Options that are inherently 64-bit kernel only: > select ARCH_HAS_GIGANTIC_PAGE > + select ARCH_HAS_SHADOW_STACK > select ARCH_SUPPORTS_INT128 if CC_HAS_INT128 > select ARCH_USE_CMPXCHG_LOCKREF > select HAVE_ARCH_SOFT_DIRTY > @@ -1936,6 +1937,23 @@ config X86_SGX > > If unsure, say N. > > +config ARCH_HAS_SHADOW_STACK > + def_bool n Hm. Shouldn't ARCH_HAS_SHADOW_STACK definition be in arch/Kconfig, not under arch/x86? Also, I think "def_bool n" has the same meaning as just "bool", no? > + > +config X86_SHADOW_STACK > + prompt "X86 Shadow Stack" > + def_bool n Maybe just bool "X86 Shadow Stack" ? > + depends on ARCH_HAS_SHADOW_STACK > + select ARCH_USES_HIGH_VMA_FLAGS > + help > + Shadow Stack protection is a hardware feature that detects function > + return address corruption. Today the kernel's support is limited to > + virtualizing it in KVM guests. > + > + CPUs supporting shadow stacks were first released in 2020. > + > + If unsure, say N. > + > config EFI > bool "EFI runtime service support" > depends on ACPI > diff --git a/arch/x86/Kconfig.assembler b/arch/x86/Kconfig.assembler > index 26b8c08e2fc4..00c79dd93651 100644 > --- a/arch/x86/Kconfig.assembler > +++ b/arch/x86/Kconfig.assembler > @@ -19,3 +19,8 @@ config AS_TPAUSE > def_bool $(as-instr,tpause %ecx) > help > Supported by binutils >= 2.31.1 and LLVM integrated assembler >= V7 > + > +config AS_WRUSS > + def_bool $(as-instr,wrussq %rax$(comma)(%rbx)) > + help > + Supported by binutils >= 2.31 and LLVM integrated assembler > -- > 2.17.1 > -- Kiryl Shutsemau / Kirill A. Shutemov