Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp3342108rwb; Mon, 3 Oct 2022 13:28:10 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5DDehEAEHw4IdFQpo8TuE7MgTB0+EhmBulcvnKDmEf4H2bctIgArTHwOe1jzQ36ZM/bObk X-Received: by 2002:a17:902:dad1:b0:17a:940:9c81 with SMTP id q17-20020a170902dad100b0017a09409c81mr23550333plx.93.1664828890284; Mon, 03 Oct 2022 13:28:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664828890; cv=none; d=google.com; s=arc-20160816; b=zrN5G7N5dXy4Y/8ZVkpAjTA7DaL0FuI5b0tl4j0zy4lpG2ZSHBNiqQx456cP7TyGZQ l8biRfx8tG+3jrcgTxQSUPOMDAFElxVbaCc86y8Z8r0VLf1u6Kq1t1hVDrOen/6TS0ep qx9rfB1qMzzpHAUy+3xLx00n9sF5KlBn2O9MXXRIRWags/CHa7lZV/iJKmrBEjFU3b7X m2SLG3fD6hKVots5UfA97a2gEwpdLz4+WqVhtsT+o2IciLNQi5uBT5oJjLtbs1K+ZD5h h0b+zvl5a58UIAkQBuNG/oMHOPm1NDRULsZ6ykww5dMRvjvHuAatW52zdCtOH35TTVoZ ufPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=iEd17WfksCo1aylp+cTesAWYxXaMoD3ajNsOeoqSx30=; b=H5cBvhS9puuOl3kFlbRAW+XAkzQO7bI8/0uSp0mxyAS9HQ00brMXvAMJ7vwBT1c8aD 3jh5oHS/6eURVoAYSIcGsnb62U4Gkk3E2lWC8LI78My34p4udzWr/9kZU5bS4vD3ZHQT ytAouckUSvE+uzcYonJXFuXAKo4X/eZVudzwzduND6OryEmbaidjuZk4WhTpH53b4ae2 o2p5Vx6TVfC/W2C6hkKSHKn43/LMVmyGZ8PLPvCp3xvoFDTLTZxtOVxJWvbgxf0uqN1z BaE5pLfJjkt2OWGyCkNS7diJFq7zxD2Rj/5nKBAy9KGDoQR46G0RWNLpvczwYHED51Ov cdvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=K8UvF8so; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n12-20020a17090ade8c00b001fe150429a3si714914pjv.85.2022.10.03.13.27.57; Mon, 03 Oct 2022 13:28:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=K8UvF8so; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229757AbiJCTnN (ORCPT + 99 others); Mon, 3 Oct 2022 15:43:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229484AbiJCTnM (ORCPT ); Mon, 3 Oct 2022 15:43:12 -0400 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8861711800 for ; Mon, 3 Oct 2022 12:43:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1664826191; x=1696362191; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=Grb/QYisV63rNYcv9Sr3eRU62PmVrW9BGs7p9XSJRQg=; b=K8UvF8soay2kgbaxHExhtlRpfabpL9XkJOXpzm81vb/41bThMjH+WdWC kdmqi5LdnhjlSdmskA9HtVDUdUPdgH4y6UUWEKUKnoHil7S+8f7I8tUOJ TPp+uaBMSbzdAJ49al15X4g7hBUmD1jrR6ItEpnG1L7JKXkwAFoFSV6bx XqCpuHcp0Qzn3bMJa5vM8P6HNYydBPjZhsbtjActl3mexPWjiTyw5HA7/ PCTnzw+YccvhmxhNud3dKudSa4OjC7NBPB4klfi9yWeqkLEP0TuuYKta8 A9pJ+xIgYC1uplOEhhfszfZDwzsTw/suhd7QtxlxInihOLW9drRZC7x7d Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10489"; a="366841585" X-IronPort-AV: E=Sophos;i="5.93,366,1654585200"; d="scan'208";a="366841585" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Oct 2022 12:43:11 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10489"; a="654501962" X-IronPort-AV: E=Sophos;i="5.93,366,1654585200"; d="scan'208";a="654501962" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by orsmga008.jf.intel.com with ESMTP; 03 Oct 2022 12:43:10 -0700 Date: Mon, 3 Oct 2022 12:49:35 -0700 From: Ricardo Neri To: Borislav Petkov Cc: "Peter Zijlstra (Intel)" , Juri Lelli , Vincent Guittot , Ricardo Neri , "Ravi V. Shankar" , Ben Segall , Daniel Bristot de Oliveira , Dietmar Eggemann , Len Brown , Mel Gorman , "Rafael J. Wysocki" , Srinivas Pandruvada , Steven Rostedt , Tim Chen , Valentin Schneider , x86@kernel.org, linux-kernel@vger.kernel.org, "Tim C . Chen" Subject: Re: [RFC PATCH 23/23] x86/process: Reset hardware history in context switch Message-ID: <20221003194935.GA20128@ranerica-svr.sc.intel.com> References: <20220909231205.14009-1-ricardo.neri-calderon@linux.intel.com> <20220909231205.14009-24-ricardo.neri-calderon@linux.intel.com> <20221002221238.GB17545@ranerica-svr.sc.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.4 (2018-02-28) X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Oct 03, 2022 at 12:15:32AM +0200, Borislav Petkov wrote: > On Sun, Oct 02, 2022 at 03:12:38PM -0700, Ricardo Neri wrote: > > Sure I can do this, Boris. I guess this implies that I also need to > > add the DISABLE_MASK bits. > > Are you adding a CONFIG_ item which can control the DISABLE_MASK bit > too? I am not. I could use CONFIG_INTEL_HFI_THERMAL, as using HRESET only makes sense when Intel Thread Director (Peter argued in separate email against having a config option specific for Intel Thread Director). > > > Othewise, IIUC, cpu_feature_enabled() falls back to static_cpu_has(). > > And? Since I did not implement a DISABLE_MASK bit nor a CONFIG_ option for HRESET, I thought that static_cpu_has() was sufficient. I am not against using cpu_feature_enabled(), I just want to confirm that I also need to implement the DISABLE_MASK bit and the CONFIG_ option. Thanks and BR, Ricardo