Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp3680349rwb; Mon, 3 Oct 2022 20:10:38 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4AeKvsMEuKMvikzL8XhoUwyodjtuheLMibFbemhkW66Jlz+IwVoRxNtsk6d3V2HPN1Gh1z X-Received: by 2002:a05:6402:4307:b0:459:4c7b:e843 with SMTP id m7-20020a056402430700b004594c7be843mr1639257edc.153.1664853038632; Mon, 03 Oct 2022 20:10:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664853038; cv=none; d=google.com; s=arc-20160816; b=XszrPR4RI7UPu8j9l+/uD/46LG1VAmOEZYTL4xE8NKiQHLjTz9h1n6OMkdEjUyheDY gUuni+nrLpalUm6ASZV0ylQpJVoKh0U/gEhPWEmWaWqQFMOpMXuNu6yndyl0IvYENO+d Zjlw2oFyiXMajhTY3FhUJpNWS/ohe+AImKnc6fjSML55CO5C1PmWGF8//2tf4QwjuHwW CZ9zUQdi40Tj747tjY2ZsQvVOd3BNmws+0B3HB9LdTibHnjMBYSh59V7V5VM2r5zj3QK O3SKsSeqQaImhlMqrjYoQdI+DZjQEfhLFjY06nqG5ryslgLg6cX+//9irzVxEVoUwgAx IB+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:to:from:cc:in-reply-to:subject:date:dkim-signature; bh=i1kv4v9jyb4GJslQByBd4GRP/uO/YJdMAaF27VpbmFU=; b=vDq5sp3fkqDWBzE09ZbNfbcpmgiihtUsAHMv5Kvo5ccen/FHLzmEBREluoB0Dpr6pM HMuaRvYXWsQlq4jhARH8HXznMa6AJp3BA5cGH8WpSLVlp4qbXM+xNv93tvI99bni/x8k X+sYkdGX+aZ0eKFYzmkvqQdATwYWGOcxYQNvi6oiQw4DOe/oVgnsetGXWMC3EbNO8Wjc msdz8FLcNtOyzFE4uuuM6mBxP9lr7BWxS1AGdvWJyOemBeGgDHEwYVQRNOE8LVgPoIHQ vbG3ZjkZ6Ph+PJvgADK1l6s0zdV/SMJYu8aNdNBDStpo5ruQ21dMwqOO+qP9tfW+HJo2 uhBA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@dabbelt-com.20210112.gappssmtp.com header.s=20210112 header.b="wW/CMVc3"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f13-20020a1709062c4d00b0078c80f5d81asi2201569ejh.52.2022.10.03.20.10.13; Mon, 03 Oct 2022 20:10:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@dabbelt-com.20210112.gappssmtp.com header.s=20210112 header.b="wW/CMVc3"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229536AbiJDCyr (ORCPT + 99 others); Mon, 3 Oct 2022 22:54:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42988 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229514AbiJDCyn (ORCPT ); Mon, 3 Oct 2022 22:54:43 -0400 Received: from mail-pj1-x1030.google.com (mail-pj1-x1030.google.com [IPv6:2607:f8b0:4864:20::1030]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 694AF5FA1 for ; Mon, 3 Oct 2022 19:54:40 -0700 (PDT) Received: by mail-pj1-x1030.google.com with SMTP id g1-20020a17090a708100b00203c1c66ae3so11892916pjk.2 for ; Mon, 03 Oct 2022 19:54:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:to:from:cc :in-reply-to:subject:date:from:to:cc:subject:date; bh=i1kv4v9jyb4GJslQByBd4GRP/uO/YJdMAaF27VpbmFU=; b=wW/CMVc3UVCtLnoYmyx0p8YwF7q5mU8bBJReVm/7w+wrL4mI4bpmHjqii3s4Aa/0kX zo8tdJQEvmkqFRZw80hqI7+rqGLPnOlJcHfV+eKRRrAuykTnCXoQ5gxmDayIhPJAEQyR UtSz5sga05QB/+D1zD+Qrkv2YlrCF07NWEXoi+0T3tCqlGja+JLvPsORJvpbAOFxR7pS 8wI7WJ1+IdRwvAQavrlJlfZWnx7ld2XSyPf5GDp+OvLrdfPyqYkJ5kysgls6Yovplou4 Np64b4D3IijvkicFZgsYBLt/B42o3SC+fp+8Q7ZmwAPoyqkM+gLuKp9PUlkqoQ5dnymj gIzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:to:from:cc :in-reply-to:subject:date:x-gm-message-state:from:to:cc:subject:date; bh=i1kv4v9jyb4GJslQByBd4GRP/uO/YJdMAaF27VpbmFU=; b=rpfy5QFTfOHfcHSDI5OhsGDG63GG91fEqaRJMusx0NxItlMbQZoO9kPeqnE23xMkfE QB5Pd4BZhIdgpt1Ck0KstwoD1vUpregoXcbdiayGF7rk8cFpvv5x7qLwD7CIEbbRW14y Z8Gkdsf1u1ZKJKtDv+X2eUPqOPvBxOcaijWlpLxhNUxjLMz9ytXQllSosn3m2lGixLx2 /e3vG7Oc9tbXVg8ogxWBiCrIB6eeoiYQg9W1OHsRX1nHHmyNtFlNFlZ6QpJfye1QAiVa MjtxDnvlqAEpSc9yz0VVv7pgguUDUUTNe6xlhorAPzAKoCjuitYMkf47oD3avTp1vMQi ctfw== X-Gm-Message-State: ACrzQf3LRyfYfokwQ+Jf8KAXxLIPgWhz6KQGZ0+A9mBmer/Cc65y5GwS yPqN0YaownzJ2RmB9iphpC+g/w== X-Received: by 2002:a17:90a:e7cd:b0:20a:c658:c185 with SMTP id kb13-20020a17090ae7cd00b0020ac658c185mr3534723pjb.114.1664852079720; Mon, 03 Oct 2022 19:54:39 -0700 (PDT) Received: from localhost (76-210-143-223.lightspeed.sntcca.sbcglobal.net. [76.210.143.223]) by smtp.gmail.com with ESMTPSA id w25-20020aa79559000000b00561c1101217sm405301pfq.11.2022.10.03.19.54.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Oct 2022 19:54:38 -0700 (PDT) Date: Mon, 03 Oct 2022 19:54:38 -0700 (PDT) X-Google-Original-Date: Mon, 03 Oct 2022 19:54:27 PDT (-0700) Subject: Re: [PATCH v2] RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output In-Reply-To: <20220727043829.151794-1-apatel@ventanamicro.com> CC: Paul Walmsley , Arnd Bergmann , atishp@atishpatra.org, nikita.shubin@maquefel.me, heinrich.schuchardt@canonical.com, anup@brainfault.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, apatel@ventanamicro.com, n.shubin@yadro.com From: Palmer Dabbelt To: apatel@ventanamicro.com Message-ID: Mime-Version: 1.0 (MHng) Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 26 Jul 2022 21:38:29 PDT (-0700), apatel@ventanamicro.com wrote: > Identifying the underlying RISC-V implementation can be important > for some of the user space applications. For example, the perf tool > uses arch specific CPU implementation id (i.e. CPUID) to select a > JSON file describing custom perf events on a CPU. > > Currently, there is no way to identify RISC-V implementation so we > add mvendorid, marchid, and mimpid to /proc/cpuinfo output. > > Signed-off-by: Anup Patel > Reviewed-by: Heinrich Schuchardt > Tested-by: Nikita Shubin > --- > Changes since v1: > - Use IS_ENABLED() to check CONFIG defines > - Added RB and TB tags in commit description > --- > arch/riscv/kernel/cpu.c | 51 +++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 51 insertions(+) Sorry for being slow on this one. I'd been worried about sticking more stuff into /proc/cpuinfo, as having the only user interface for these involve parsing /proc/cpuinfo is really just a recipe for disaster. I didn't get around do doing something better, though, and waiting for another release seems kind of silly. I was going to go put this on for-next, but it looks like it's causing kasan boot failures. I'm not actually quite sure how this is triggering these, at least based on the backtrace, but there's a bunch of them and boot hangs. Here's the first of them: [ 3.830416] Hardware name: riscv-virtio,qemu (DT) [ 3.830828] epc : kasan_check_range+0x116/0x14c [ 3.832377] ra : memset+0x1e/0x4c [ 3.832699] epc : ffffffff8026468e ra : ffffffff80264d6e sp : ff600000832afa60 [ 3.833051] gp : ffffffff81d800a0 tp : ff600000831d2400 t0 : ff60000083224360 [ 3.833397] t1 : ffebfffefffef000 t2 : 0000000000000000 s0 : ff600000832afa90 [ 3.833811] s1 : 0000000000000004 a0 : 0000000000000010 a1 : 0000000000000004 [ 3.834210] a2 : 0000000000000001 a3 : ffffffff801fa22c a4 : ff5ffffffff78000 [ 3.834558] a5 : ffebfffefffef000 a6 : ffebfffefffef001 a7 : ff5ffffffff78003 [ 3.834931] s2 : ff5ffffffff78000 s3 : 0000000000000000 s4 : ffffffff815b59b0 [ 3.835292] s5 : ffffffff81d815e0 s6 : 0000000000000000 s7 : 0000000000000008 [ 3.836400] s8 : ffffffff81d8b0e0 s9 : 0000000000000000 s10: 0000000000000008 [ 3.836817] s11: ff5ffffffff78000 t3 : 0000000000000000 t4 : ffebfffefffef000 [ 3.837154] t5 : ffebfffefffef001 t6 : 0000000000000002 [ 3.837471] status: 0000000000000120 badaddr: ffebfffefffef000 cause: 000000000000000d [ 3.837933] [] pcpu_alloc+0x494/0x838 [ 3.838324] [] __alloc_percpu+0x14/0x1c [ 3.838623] [] __percpu_init_rwsem+0x1a/0x98 [ 3.838995] [] alloc_super+0x148/0x3da [ 3.839631] [] sget_fc+0x90/0x2c4 [ 3.840240] [] get_tree_nodev+0x24/0xa4 [ 3.840598] [] shmem_get_tree+0x14/0x1c [ 3.840891] [] vfs_get_tree+0x3a/0x11a [ 3.841172] [] path_mount+0x2ea/0xb44 [ 3.841468] [] sys_mount+0x1b2/0x270 [ 3.841790] [] ret_from_syscall+0x0/0x2 [ 3.842480] ---[ end trace 0000000000000000 ]--- > > diff --git a/arch/riscv/kernel/cpu.c b/arch/riscv/kernel/cpu.c > index fba9e9f46a8c..04bcc91c91ea 100644 > --- a/arch/riscv/kernel/cpu.c > +++ b/arch/riscv/kernel/cpu.c > @@ -3,10 +3,13 @@ > * Copyright (C) 2012 Regents of the University of California > */ > > +#include > #include > #include > #include > +#include > #include > +#include > #include > #include > > @@ -64,6 +67,50 @@ int riscv_of_parent_hartid(struct device_node *node) > } > > #ifdef CONFIG_PROC_FS > + > +struct riscv_cpuinfo { > + unsigned long mvendorid; > + unsigned long marchid; > + unsigned long mimpid; > +}; > +static DEFINE_PER_CPU(struct riscv_cpuinfo, riscv_cpuinfo); > + > +static int riscv_cpuinfo_starting(unsigned int cpu) > +{ > + struct riscv_cpuinfo *ci = this_cpu_ptr(&riscv_cpuinfo); > + > +#if IS_ENABLED(CONFIG_RISCV_SBI) > + ci->mvendorid = sbi_spec_is_0_1() ? 0 : sbi_get_mvendorid(); > + ci->marchid = sbi_spec_is_0_1() ? 0 : sbi_get_marchid(); > + ci->mimpid = sbi_spec_is_0_1() ? 0 : sbi_get_mimpid(); > +#elif IS_ENABLED(CONFIG_RISCV_M_MODE) > + ci->mvendorid = csr_read(CSR_MVENDORID); > + ci->marchid = csr_read(CSR_MARCHID); > + ci->mimpid = csr_read(CSR_MIMPID); > +#else > + ci->mvendorid = 0; > + ci->marchid = 0; > + ci->mimpid = 0; > +#endif > + > + return 0; > +} > + > +static int __init riscv_cpuinfo_init(void) > +{ > + int ret; > + > + ret = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "riscv/cpuinfo:starting", > + riscv_cpuinfo_starting, NULL); > + if (ret < 0) { > + pr_err("cpuinfo: failed to register hotplug callbacks.\n"); > + return ret; > + } > + > + return 0; > +} > +device_initcall(riscv_cpuinfo_init); > + > #define __RISCV_ISA_EXT_DATA(UPROP, EXTID) \ > { \ > .uprop = #UPROP, \ > @@ -178,6 +225,7 @@ static int c_show(struct seq_file *m, void *v) > { > unsigned long cpu_id = (unsigned long)v - 1; > struct device_node *node = of_get_cpu_node(cpu_id, NULL); > + struct riscv_cpuinfo *ci = per_cpu_ptr(&riscv_cpuinfo, cpu_id); > const char *compat, *isa; > > seq_printf(m, "processor\t: %lu\n", cpu_id); > @@ -188,6 +236,9 @@ static int c_show(struct seq_file *m, void *v) > if (!of_property_read_string(node, "compatible", &compat) > && strcmp(compat, "riscv")) > seq_printf(m, "uarch\t\t: %s\n", compat); > + seq_printf(m, "mvendorid\t: 0x%lx\n", ci->mvendorid); > + seq_printf(m, "marchid\t\t: 0x%lx\n", ci->marchid); > + seq_printf(m, "mimpid\t\t: 0x%lx\n", ci->mimpid); > seq_puts(m, "\n"); > of_node_put(node);