Received: by 2002:a05:6359:c8b:b0:c7:702f:21d4 with SMTP id go11csp411984rwb; Tue, 4 Oct 2022 05:56:28 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6JqYQfscwMiKFo+mTIqHwJB1XZxyffXl2BQ0Y26EDtUM/MdxDy/XlJ6SgxU6Z4A4ffFufH X-Received: by 2002:a05:6a00:acb:b0:555:ac02:433e with SMTP id c11-20020a056a000acb00b00555ac02433emr27786714pfl.3.1664888188332; Tue, 04 Oct 2022 05:56:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664888188; cv=none; d=google.com; s=arc-20160816; b=IiX+R91AOjelyYQoRZLw09W6odTOYG+PWRpqgYp0KvZzFL+XfKAVJmrr/Arcm2ruNI Fb7XGU/gWIch+ABR4hr1n9DqmaHNk2FOKRW6Y3aHyoRy6wCgyVMUBpbkODwH6sfemQR4 seDotU3wQ+FKnmJAhGABRByUevolT6jl+kRTz8I5L/EViu8JU7uoLCYw9ySeVj8ZKZ3w x/VFGbMKIBqQf1ClfKmDo0C/haRIxRBgbTIfKXss/P5F4YJIujiclJ38yyHKK9kFLjGQ 2/bIHG41HRN6JvFpp9qlyfSXJWLDlzk4c1b/nDWuE4FHDeNUhmm6o2bZaYSlkZnBPQZd GONg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=kLElnWcLVzkRAI4byMC1AbvFJpSiN4dUlaF+2MNRz0s=; b=Rw0l8+ISkQ/m07c+cZ839IgZgpVrZJEgHg1v0Ua9E+f6Ff5EH8aPFMvadQrpWFiWke 58ObS95Mh/nqJj8mQKgTI2wd3HXmUxEpBNkqndIINdPRLcWPFGhZc1yXzK0qb05ObAAa 5LceWAmGKTJqg3QLg2lAbuTe0Y/iART6qlieYj4P3iHslMewFPy5oW6XG89kQU+pYTzh QYzvJbSqe9j+h7lTDN5nFXoVLxyZVaRQStmBugHBKy1T3aCUJmEALX5YTtC4tkNLyBVS 1SzEX+6t89ZsAlBY7qGoHQzpjWFdn2Bc8P8rQC5GYHCAOaZWZe4biZXUl950ZEEhdJI6 EUwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@denx.de header.s=phobos-20191101 header.b="PBnj5S/S"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q3-20020aa79823000000b0056194c5518fsi4193647pfl.322.2022.10.04.05.56.06; Tue, 04 Oct 2022 05:56:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@denx.de header.s=phobos-20191101 header.b="PBnj5S/S"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229636AbiJDMPw (ORCPT + 99 others); Tue, 4 Oct 2022 08:15:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51064 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229638AbiJDMPu (ORCPT ); Tue, 4 Oct 2022 08:15:50 -0400 Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C014205D3 for ; Tue, 4 Oct 2022 05:15:46 -0700 (PDT) Received: from [127.0.0.1] (p578adb1c.dip0.t-ipconnect.de [87.138.219.28]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: marex@denx.de) by phobos.denx.de (Postfix) with ESMTPSA id 93F2A84C46; Tue, 4 Oct 2022 14:15:43 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=denx.de; s=phobos-20191101; t=1664885744; bh=kLElnWcLVzkRAI4byMC1AbvFJpSiN4dUlaF+2MNRz0s=; h=Date:Subject:To:Cc:References:From:In-Reply-To:From; b=PBnj5S/SPelGWBXLQgsAsRMAHJqg3a2V5xNi5xozDoMZCK3NHFS9WhAHBkKKBMVkF jrdHcn23KFdiBW1t36tv0rbLQR2ZhClZKrHKZ/Zv5Yc3Sc7tHG5b+rKDrFapsfd2gO mrbqA2bqwNduzDGH0PQE+bHmTm+JBAgFj9Cab2jmlcGrpoEelo4bPHV7KoTml9nade zTLJntTu33uigROjx9ONfe5ViLHADqxeQWAEtvdmkOyRD6po8CH5Q8jcf2ke10i12r QB3/u5JZ7UBqnO4EQvSYGqgp42EQRfkmx64rte1Y5m5173FBdV9ioXhi6Rj3qyXUMA 3d27KR5SIbGfA== Message-ID: <28a468ec-615a-9a9a-109e-cae21aef317e@denx.de> Date: Tue, 4 Oct 2022 14:15:43 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.3.0 Subject: Re: [RFC PATCH 1/1] drm/bridge: ti-sn65dsi83: Remove burst mode Content-Language: en-US To: estl@gmx.net, dri-devel@lists.freedesktop.org, Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , David Airlie , Daniel Vetter , Maxime Ripard Cc: Eberhard Stoll , linux-kernel@vger.kernel.org References: <20221004115710.1553357-1-estl@gmx.net> <20221004115710.1553357-2-estl@gmx.net> From: Marek Vasut In-Reply-To: <20221004115710.1553357-2-estl@gmx.net> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean X-Spam-Status: No, score=-6.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/4/22 13:57, estl@gmx.net wrote: > From: Eberhard Stoll > > Remove LVDS panel overclocking for some configurations by disabling > burst mode for this chip > > With burst mode enabled, some DSI controllers increase their DSI lane > clock beyond the clock which is needed to transfer all pixel data. > > But this driver operates with a pixel clock derived from the DSI lane > clock by a fixed prescaler. So, every increase of the DSI clock also > increases the LVDS pixel clock. In this case, the LVDS pixel clock is > overclocked. > > This is the case e.g. for synopsys stm DSI bridge > (drm/stm/dw_mipi_dsi-stm.c). With burst mode the DSI clock is > increased by 20% and therefore also for the LVDS panel. > > Signed-off-by: Eberhard Stoll > --- > drivers/gpu/drm/bridge/ti-sn65dsi83.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/bridge/ti-sn65dsi83.c b/drivers/gpu/drm/bridge/ti-sn65dsi83.c > index c901c0e1a3b0..ffc39208536e 100644 > --- a/drivers/gpu/drm/bridge/ti-sn65dsi83.c > +++ b/drivers/gpu/drm/bridge/ti-sn65dsi83.c > @@ -272,7 +272,7 @@ static int sn65dsi83_attach(struct drm_bridge *bridge, > > dsi->lanes = ctx->dsi_lanes; > dsi->format = MIPI_DSI_FMT_RGB888; > - dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST; > + dsi->mode_flags = MIPI_DSI_MODE_VIDEO; > > ret = mipi_dsi_attach(dsi); > if (ret < 0) { The burst mode is the most efficient mode, so please keep it. This patch is the wrong approach. The problem with DSI HS clock is known and long standing, I tried to solve it twice, but neither solution made it in. It is probably a good idea to read through the suggestions and try to follow the latest one by negotiating the link clock via bridge state: https://lore.kernel.org/dri-devel/20220801131113.182487-1-marex@denx.de/ https://lore.kernel.org/all/20220219002844.362157-1-marex@denx.de/