Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Tue, 4 Oct 2022 22:57:44 +0200
From:   Sebastian Reichel <sebastian.reichel@collabora.com>
To:     Frank Wunderlich <linux@fw-web.de>
Cc:     Rob Herring <robh@kernel.org>, linux-rockchip@lists.infradead.org,
        Frank Wunderlich <frank-w@public-files.de>,
        Kishon Vijay Abraham I <kishon@ti.com>,
        Vinod Koul <vkoul@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Heiko Stuebner <heiko@sntech.de>,
        Philipp Zabel <p.zabel@pengutronix.de>,
        Yifeng Zhao <yifeng.zhao@rock-chips.com>,
        Johan Jonker <jbx6244@gmail.com>,
        Peter Geis <pgwipeout@gmail.com>,
        Simon Xue <xxm@rock-chips.com>, Liang Chen <cl@rock-chips.com>,
        Shawn Lin <shawn.lin@rock-chips.com>,
        linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: Re: [PATCH v5 1/5] dt-bindings: phy: rockchip: add PCIe v3 phy
Message-ID: <20221004205744.q5eybgbx6syszsqq@mercury.elektranox.org>
References: <20220825193836.54262-1-linux@fw-web.de>
 <20220825193836.54262-2-linux@fw-web.de>
 <20221004150929.GA1506199-robh@kernel.org>
 <EC42D2C8-ACA5-4B6A-BC95-534CBDFC36C8@fw-web.de>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
        protocol="application/pgp-signature"; boundary="esf23iwxvt2hw4gh"
Content-Disposition: inline
In-Reply-To: <EC42D2C8-ACA5-4B6A-BC95-534CBDFC36C8@fw-web.de>
Precedence: bulk


--esf23iwxvt2hw4gh
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

Hi,

On Tue, Oct 04, 2022 at 05:19:11PM +0200, Frank Wunderlich wrote:
> Am 4. Oktober 2022 17:09:29 MESZ schrieb Rob Herring <robh@kernel.org>:
> >On Thu, Aug 25, 2022 at 09:38:32PM +0200, Frank Wunderlich wrote:
> >> From: Frank Wunderlich <frank-w@public-files.de>
>=20
> >> +properties:
> >> +  compatible:
> >> +    enum:
> >> +      - rockchip,rk3568-pcie3-phy
> >
> >The driver also has 'rockchip,rk3588-pcie3-phy'. Please send a fix=20
> >adding it here or removing from the driver. Are they not compatible with=
=20
> >each other?
>=20
> Right, original driver has rk3588 support,but we can't test it.
> Initialization and lane-mapping (bifurcation) was bit different.
> So we wanted to upstream rk3568 first (but have not removed this
> part from driver).
>=20
> I see that someone added rk3588 basic support and if he can test
> rk3588 i can send compatible for it.

Basic rk3588 support is still WIP. At the moment patches for the CRU
are still pending as well as base DT. I hope to land them for v6.2
(so next merge window). At the same time I don't think PCIe support
is realistic before v6.3.

-- Sebastian

--esf23iwxvt2hw4gh
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCgAdFiEE72YNB0Y/i3JqeVQT2O7X88g7+poFAmM8nkEACgkQ2O7X88g7
+ppF5A//aMVPpjLHGUEf9ZvplEMOuOtVijERKVd+RRgN0E+HWDjY9kTSdKo0zfcU
G3FTTyYJhZXSjZ6wAluSupAr2dnO8Ob8EnXdSUZtTKPrAZs6QkZETJpLkD25nf8i
vOzeJcNy+8SvpO6WGhF4alc3E+T/lqVH19Cft9ZWCQM6cWy66IKpUdaWirPRmcIR
qz8WQBUjtZ6z66itUppsc5ysDVRz0YXtNTekcfUHF3qxW4AVq07RdNCzOdPOv0Rh
mXAMpCzm2MCAmYl3+WvtxIfHbS97ksKZ+M54UmlS+nAoaNJ/lM3FyjaYs9he8ApT
JjDnyY2SbGhAiBXJ3WN0Ry/gxoEhm2Wjj30llsUE7ncc7UV0ADAB7zx3++V4ekLq
MD21LyMoLY1G5mROtW8KN3SOAUrlD5f6/uWu/JbUOEXiMuJ5rgeVlwpcuqeRcLYc
ZdTuJB/mijzlEAVr2p79gvNTrbStb6OU3o1YBJXi1lUlRk4eIgxL2ZgU/zaB2zmR
5UVY0eNam56p2+8Y5NRsMTy2LXDWJLnagSoPuz25O0x8I4Kb0+pQ861Md6rNrj4C
Gx4uieKw+KOnlZ8tdJ8mPflqVn7yvnT2WWhhCBi37idzZbm0CFPTKGZLCsjJPA++
mSg0DQJtYs8tjIS3bTkNg1h0OMO4XIvfygU7pp5SsBb5hxehagA=
=+xoE
-----END PGP SIGNATURE-----

--esf23iwxvt2hw4gh--