Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp2430884rwi; Tue, 11 Oct 2022 08:40:55 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7pk2kGIsViQq/vvKSWfbfAzElZQqD4x4qJ9BGYMTzXeE0NxK+HymzjyIa6+LlBlpa2h6KJ X-Received: by 2002:a05:6a00:807:b0:563:136f:a4fe with SMTP id m7-20020a056a00080700b00563136fa4femr16327394pfk.36.1665502855610; Tue, 11 Oct 2022 08:40:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1665502855; cv=none; d=google.com; s=arc-20160816; b=K+1iJOW3EaWE+MsQEBbb4+tuLb0gY+j4TgANlUbeanbh3H9n/WT+ffhIzPTEed5KMx iBOdJyqCA83AVABUAwMXvrgQxTzVHEWlN/B4KL2M2Hmc6Gdir4ktn2EleS2Gtp82j+bq aRC0HtLlVX/LJxksrOyQULzk5uNqXB75wB5a1RGCW1kto3EOShHRgCk/+41pPGORf+5z QFU+2UGuKemCyiV8Sxjfb+Yutu9uuJ8SN6zpqVpi5CaXJaHdIluD//tnE7u1sBeFI6E/ RMsO5fjzeJEdVD1OStJ8T2Nu8xSLxjW+ltdtU7hvtE6HWYJGPDjj5nfKgCkOffg/bCN2 4Gqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Pd0sAHQejTNXCo1wl+GQFAUFQ9CeLIz9EJlhJWlKuoo=; b=gpZIbLxnPeib7wccPKPTRjm33GEzwwuI0HcG8oiP5RPTCBtRvmBy90ZJkBWaTsmUMP J4YgIQez/OlBd1vE4uoKXSFfi6CBn1Xgs39krsh+4gL/0GC80UYmvM7fIPxt4FtONgDN M2Jh9v+UD2x9YZNNz4/W8gbujC4YH3wKvzO28y3ergQany3k294rz4SL5yaC+QsC/znc Wj1vZZYvKDZDio//l6b/OiH9mLFwp723DcYnIdgbaWd8ikt+yytWZBBD5uzhgICwnXqW YYcTmHQdOljgwf7JM245FDGHWmNhcbUjA3BBqDKo66UUXqZqaRUTAutN98bn1jMSrU8a hZrA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=sMMXa83R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n4-20020a63e044000000b004386d70cf15si5043282pgj.206.2022.10.11.08.40.42; Tue, 11 Oct 2022 08:40:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=sMMXa83R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230095AbiJKOvX (ORCPT + 99 others); Tue, 11 Oct 2022 10:51:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35458 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229929AbiJKOun (ORCPT ); Tue, 11 Oct 2022 10:50:43 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 140C3937B9; Tue, 11 Oct 2022 07:50:35 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id A9685611CB; Tue, 11 Oct 2022 14:50:34 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 35A27C43141; Tue, 11 Oct 2022 14:50:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1665499834; bh=Egm4MdP0NHVzUlEWm6pobpbnZfwGNN+TlkYTi/H0mow=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=sMMXa83R+7oF+D/SSesJZ3trozomT0wDRxJZcSeVEWB+z3T+RNZ3sQhZoS0Lg0Np0 bVgeI29ZX/TQ92sXNj2DV5RbmBiS58rCZFbIJlw2Yqqb1wVBovHC8fJvXUefBSxRZW S6IvyttyivHv9n3I0kDz9OFeMEqhevXTkphPqy4geTEk82tGOWwq7iqqvXGM3J7HhL 71BG9r9FtLSwjvBrtFxq2Wc1lqZS7SMjB+CR+YcXn0vM4CuzwKQuK5oZ6mvSP3gASX 3LMdxQNIYKRT2aDt6Fi3nfT9g5253DWaS8oKggE6P86lkemL75hq8N03C/e6P+aqHn Mi6vo0PkIgJzg== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Marcel Ziswiler , Shawn Guo , Sasha Levin , robh+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH AUTOSEL 6.0 12/46] ARM: dts: imx6sl: use tabs for code indent Date: Tue, 11 Oct 2022 10:49:40 -0400 Message-Id: <20221011145015.1622882-12-sashal@kernel.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20221011145015.1622882-1-sashal@kernel.org> References: <20221011145015.1622882-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Marcel Ziswiler [ Upstream commit 218db824a7519856d0eaaeb5c41ca504ed550210 ] This fixes the following error: arch/arm/boot/dts/imx6sl.dtsi:714: error: code indent should use tabs where possible Signed-off-by: Marcel Ziswiler Signed-off-by: Shawn Guo Signed-off-by: Sasha Levin --- arch/arm/boot/dts/imx6sl.dtsi | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/imx6sl.dtsi b/arch/arm/boot/dts/imx6sl.dtsi index cfd6b4972ae7..01122ddfdc0d 100644 --- a/arch/arm/boot/dts/imx6sl.dtsi +++ b/arch/arm/boot/dts/imx6sl.dtsi @@ -61,10 +61,10 @@ cpu0: cpu@0 { <792000 1175000>, <396000 975000>; fsl,soc-operating-points = - /* ARM kHz SOC-PU uV */ - <996000 1225000>, - <792000 1175000>, - <396000 1175000>; + /* ARM kHz SOC-PU uV */ + <996000 1225000>, + <792000 1175000>, + <396000 1175000>; clock-latency = <61036>; /* two CLK32 periods */ #cooling-cells = <2>; clocks = <&clks IMX6SL_CLK_ARM>, <&clks IMX6SL_CLK_PLL2_PFD2>, @@ -225,7 +225,7 @@ ecspi4: spi@2014000 { uart5: serial@2018000 { compatible = "fsl,imx6sl-uart", - "fsl,imx6q-uart", "fsl,imx21-uart"; + "fsl,imx6q-uart", "fsl,imx21-uart"; reg = <0x02018000 0x4000>; interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clks IMX6SL_CLK_UART>, @@ -238,7 +238,7 @@ uart5: serial@2018000 { uart1: serial@2020000 { compatible = "fsl,imx6sl-uart", - "fsl,imx6q-uart", "fsl,imx21-uart"; + "fsl,imx6q-uart", "fsl,imx21-uart"; reg = <0x02020000 0x4000>; interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clks IMX6SL_CLK_UART>, @@ -251,7 +251,7 @@ uart1: serial@2020000 { uart2: serial@2024000 { compatible = "fsl,imx6sl-uart", - "fsl,imx6q-uart", "fsl,imx21-uart"; + "fsl,imx6q-uart", "fsl,imx21-uart"; reg = <0x02024000 0x4000>; interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clks IMX6SL_CLK_UART>, @@ -312,7 +312,7 @@ ssi3: ssi@2030000 { uart3: serial@2034000 { compatible = "fsl,imx6sl-uart", - "fsl,imx6q-uart", "fsl,imx21-uart"; + "fsl,imx6q-uart", "fsl,imx21-uart"; reg = <0x02034000 0x4000>; interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clks IMX6SL_CLK_UART>, @@ -325,7 +325,7 @@ uart3: serial@2034000 { uart4: serial@2038000 { compatible = "fsl,imx6sl-uart", - "fsl,imx6q-uart", "fsl,imx21-uart"; + "fsl,imx6q-uart", "fsl,imx21-uart"; reg = <0x02038000 0x4000>; interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>; clocks = <&clks IMX6SL_CLK_UART>, @@ -714,7 +714,7 @@ pd_pu: power-domain@1 { #power-domain-cells = <0>; power-supply = <®_pu>; clocks = <&clks IMX6SL_CLK_GPU2D_OVG>, - <&clks IMX6SL_CLK_GPU2D_PODF>; + <&clks IMX6SL_CLK_GPU2D_PODF>; }; pd_disp: power-domain@2 { -- 2.35.1