Received: by 2002:a05:6358:1087:b0:cb:c9d3:cd90 with SMTP id j7csp764558rwi; Fri, 14 Oct 2022 08:18:29 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4VS+UAna9ZLxHIvscp6mnpscsPggX+i0Eo78E3AInRAUxh1gorLo6GIA4UKuD7WTZxH7YM X-Received: by 2002:a17:902:c943:b0:182:f5af:40c5 with SMTP id i3-20020a170902c94300b00182f5af40c5mr5649779pla.72.1665760709261; Fri, 14 Oct 2022 08:18:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1665760709; cv=none; d=google.com; s=arc-20160816; b=kYfz426c/Yk89tFNHH3KmoeXzmZJ+LJBgZYPqGub3h2haczOO/lWg++deqWaW0qqR1 fFi8JLLT+0/gF3mi5tbbW6P7NoKemGZoqDgaM4TBcK/9D5lI05aZMYfxL6uLKI7MrwFr 9WsbbUwMZN57lbpux3T/qVRyDTVdsMTGIaDtJFTBJ52qrXDNRDQ2O7hGcHjIhu4Vny8v vMiNDmyvErKfncxT+XgYTChguTkCTjgc1UlTy57yeS0pQsLr77GMfOp4YYnBqv6EXegG WxPOU22JufPfAVSIjyBkiYAPHq8KUP4mjJpLI5mi2oNpHxUEf924G2amFihIxyanAf8k TQ3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=+jLJYSZFFQ+J9KwL/Vx/5Q1PKh1V5cLDL2XT3zpPOi0=; b=Cxz6PwdUPtRKiu01yslg571vUH55DMyuWtMD8XWuqGDhzyEjzwD4fFOcXkwq+sbNC4 6cHcr/2ND9tlZ/zsWccZXb7EnpS4E92G+464UO54nGlRcpG0zXfAxB+wZvHqqI6H6o8/ Z2vEP9WwQMG6vl4D9m2DNi+yOzYLOjcCgt+Y0QBEVuvV63OYr6lOwoFblV4ZayV3QYJn vmasKfOg/ESwRNkfso/N46a4h8FaTM4XLFr8JniNMeJRphp6zNVc9btJ/f9RUN0Z4g+Z 6t/Z+c2zyhusjFVh/hWk6wI1sAGVhTV1v16buWnqaIuJEyM70D1f/3cPYluqCKM7+uZS RnyQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bYM9g6tV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f23-20020a63de17000000b0046ae2a99bc3si2888981pgg.357.2022.10.14.08.18.15; Fri, 14 Oct 2022 08:18:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bYM9g6tV; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229646AbiJNPLq (ORCPT + 99 others); Fri, 14 Oct 2022 11:11:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38002 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229942AbiJNPLn (ORCPT ); Fri, 14 Oct 2022 11:11:43 -0400 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 54C871CF54B; Fri, 14 Oct 2022 08:11:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1665760302; x=1697296302; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=N/njfTWM92urhDh1tc8kt06mInCQV3hTHb5sdf7xqk0=; b=bYM9g6tVvtVxav3WaIrakhmyROkTIIboxfH+Snti7Ci8xFZNO4FolujL thOBhsuC2TfFHL04DoRxG5S2eUY/pAV0ZXb0LWpYmunDj/ubmUPdfkPSY lNHnGkeaZMzKLb684jH0zXNvWWJdgTnh0v0EcW4qCAjgpfJ+TBq5lwWg2 1euRJ0TRDrJx5ddSw44StElwH8iUvgQNGC6z3xIaZe9/ef+zoNkL0R21m AGZv/jOUPRKHS0+dy0loDJ4uj3Bzkmpsh04Qo5X4rRcPoI2vhFmADfEF4 D/1eSZezcYNv2aMlKCnX02TtPb5jFtE3vkhoYLsQg15GaZf6PSNlwT/Er g==; X-IronPort-AV: E=McAfee;i="6500,9779,10500"; a="369587630" X-IronPort-AV: E=Sophos;i="5.95,184,1661842800"; d="scan'208";a="369587630" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Oct 2022 08:11:41 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10500"; a="660758830" X-IronPort-AV: E=Sophos;i="5.95,184,1661842800"; d="scan'208";a="660758830" Received: from smile.fi.intel.com ([10.237.72.54]) by orsmga001.jf.intel.com with ESMTP; 14 Oct 2022 08:11:36 -0700 Received: from andy by smile.fi.intel.com with local (Exim 4.96) (envelope-from ) id 1ojMLW-006yCQ-0e; Fri, 14 Oct 2022 18:11:34 +0300 Date: Fri, 14 Oct 2022 18:11:33 +0300 From: Andy Shevchenko To: Florian Fainelli , Linus Walleij Cc: Bartosz Golaszewski , Kent Gibson , linux-gpio@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org, linux-actions@lists.infradead.org, linux-aspeed@lists.ozlabs.org, openbmc@lists.ozlabs.org, linux-rpi-kernel@lists.infradead.org, alsa-devel@alsa-project.org, patches@opensource.cirrus.com, linux-mediatek@lists.infradead.org, linux-mips@vger.kernel.org, linux-riscv@lists.infradead.org, linux-omap@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-msm@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-samsung-soc@vger.kernel.org Subject: Re: [rft, PATCH v2 00/36] pinctrl: Clean up and add missed headers Message-ID: References: <20221010201453.77401-1-andriy.shevchenko@linux.intel.com> <0684f480-2092-d520-2c8e-bd9a2dca47e3@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Oct 12, 2022 at 01:04:10PM +0300, Andy Shevchenko wrote: > On Tue, Oct 11, 2022 at 11:56 PM Florian Fainelli wrote: > > On 10/10/2022 1:14 PM, Andy Shevchenko wrote: > > > Currently the header inclusion inside the pinctrl headers seems more arbitrary > > > than logical. This series is basically out of two parts: > > > - add missed headers to the pin control drivers / users > > > - clean up the headers of pin control subsystem > > > > > > The idea is to have this series to be pulled after -rc1 by the GPIO and > > > pin control subsystems, so all new drivers will utilize cleaned up headers > > > of the pin control. > > > > > > Please, review and comment. > > > > Did you really need to split this on a per-driver basis as opposed to > > just a treewide drivers/pinctrl, drivers/media and drivers/gpiolib patch > > set? > > > > 36 patches seems needlessly high when 4 patches could have achieve the > > same outcome. > > I can combine them if maintainers ask for that, nevertheless for Intel > pin control and GPIO drivers, which I care more about, I would like to > leave as separate changes (easy to see in history what was done). I can now tell why I don't like to combine. While doing a revert (it's not related to GPIO nor to pin control), it appears that I reverted extra bits as merge conflict resolution. This is per se is not an issue, but when I tried to find and reapply that missed piece I can't, because the patch is combined and Git simply ignores to have `git cherry-pick _something in the past_` done. But again, up to maintainers. -- With Best Regards, Andy Shevchenko